









Circuit Eq	uivale	ence (3)
------------	--------	----------

Name	AND form	OR form
Identity law	1A = A	0 + A = A
Null law	0A = 0	1 + A = 1
Idempotent law	AA = A	A + A = A
Inverse law	$A\overline{A} = 0$	$A + \overline{A} = 1$
Commutative law	AB = BA	A + B = B + A
Associative law	(AB)C = A(BC)	(A + B) + C = A + (B + C)
Distributive law	A + BC = (A + B)(A + C)	A(B + C) = AB + AC
Absorption law	A(A + B) = A	A + AB = A
De Morgan's law	$\overline{AB} = \overline{A} + \overline{B}$	$\overline{A + B} = \overline{A}\overline{B}$

Some identities of Boolean algebra.

n, Fifth Edition, (c) 2006 Pea

d. 0-13-148521-0

. Inc. All ris





Circuit Equivalence (6)										
Α	в	F		Α	в	F		A	в	F
0 ^V	0 ^V	0 ^V		0	0	0		1	1	1
0 ^V	5 ^V	0 ^V		0	1	0		1	0	1
5^{\vee}	0 ^V	0 ^V		1	0	0		0	1	1
5^{\vee}	5 ^V	5 ^V		1	1	1		0	0	0
(a) (b) (c)										
(a) Electrical characteristics of a device.(b) Positive logic.(c) Negative logic.										



































9 10 GND





	Non	volatile	Mem	orv (Chins
		Volatilo	mon		ompo
Туре	Category	Erasure	Byte alterable	Volatile	Typical use
SRAM	Read/write	Electrical	Yes	Yes	Level 2 cache
DRAM	Read/write	Electrical	Yes	Yes	Main memory (old)
SDRAM	Read/write	Electrical	Yes	Yes	Main memory (new)
ROM	Read-only	Not possible	No	No	Large volume appliances
PROM	Read-only	Not possible	No	No	Small volume equipment
EPROM	Read-mostly	UV light	No	No	Device prototyping
EEPROM	Read-mostly	Electrical	Yes	No	Device prototyping
Flash	Read/write	Electrical	No	No	Film for digital camera

A comparison of various memory types.





Comp	stor Duogo (2)
Compt	uter Buses (2)
Slave	Example
Memory	Fetching instructions and data
I/O device	Initiating data transfer
Coprocessor	CPU handing instruction off to coprocessor
Memory	DMA (Direct Memory Access)
CPU	Coprocessor fetching operands from CPU
	Slave Memory I/O device Coprocessor Memory

Examples of bus masters and slaves.







































PCI Bus Signals(1)

Signal	Lines	Master	Slave	Description
CLK	1			Clock (33 MHz or 66 MHz)
AD	32	×	×.	Multiplexed address and data lines
PAR	1	×		Address or data parity bit
C/BE	4	×		Bus command/bit map for bytes enabled
FRAME#	1	×		Indicates that AD and C/BE are asserted
IRDY#	1	×		Read: master will accept; write: data present
IDSEL	1	×		Select configuration space instead of memory
DEVSEL#	1		×	Slave has decoded its address and is listening
TRDY#	1		×	Read: data present; write: slave will accept
STOP#	1		×	Slave wants to stop transaction immediately
PERR#	1			Data parity error detected by receiver
SERR#	1			Address parity error or system error detected
REQ#	1			Bus arbitration: request for bus ownership
GNT#	1			Bus arbitration: grant of bus ownership
RST#	1	1		Reset the system and all devices

Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

	PCI Bus Signals(2)						
Signal	Lines	Master	Slave	Description			
REQ64#	1	×		Request to run a 64-bit transaction			
ACK64#	1		×	Permission is granted for a 64-bit transaction			
AD	32	×		Additional 32 bits of address or data			
PAR64	1	×		Parity for the extra 32 address/data bits			
C/BE#	4	×	-	Additional 4 bits for byte enables			
LOCK	1	×		Lock the bus to allow multiple transactions			
SBO#	1			Hit on a remote cache (for a multiprocessor)			
SDONE	1			Snooping done (for a multiprocessor)			
INTx	4			Request an interrupt			
JTAG	5			IEEE 1149.1 JTAG test signals			
M66EN	1			Wired to power or ground (66 MHz or 33 MHz			

Optional PCI bus signals.

Fifth Edition. (c) 2006 P

0-13-14















