



Register	Alt. name	Function
R0	G0	Hardwired to 0. Stores into it are just ignored.
R1 – R7	G1 – G7	Holds global variables
R8 – R13	00 - 05	Holds parameters to the procedure being called
R14	SP	Stack pointer
R15	07	Scratch register
R16 – R23	L0 – L7	Holds local variables for the current procedure
R24 – R29	10 - 15	Holds incoming parameters
R30	FP	Pointer to the base of the current stack frame
R31	17	Holds return address for the current procedure

SETHI Instruction	The 8051 Instruction Formats
sethi const22,%reg "const22" •constant into the high-order 22 bits of the register •low-order 10 bits set to 0's sethi 0x333333,%L1; 0x333333 is <u>1100110011001100110011</u>	Format 1 Opcode ↑ Accu 2 Opcode Reg Accu Op Registre
%L1 set to 1100110011001100110000000000	3 Opcode Operand Accu Op cte immed 4 Opcode 11-Bit address Appel avec/sans mem externel
89ABCDEF = 1000 1001 1010 1011 1100 1101 1110 1111 Top 22: 10 0010 0110 1010 1111 0011 = 226AF3 Low 10 bits are 01 1110 1111 = 1EF	5 Opcode 16-Bit address
sethi 0x226AF3,%L1 or %L1,0x1EF,%L1 ;or is better than add. (WHY?)	6 Opcode Operand 1 Operand 2 Mem interne←constante The 8051 instruction formats.
	Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Reverse Polish Notation (3)

Infix	Reverse Polish notation
$A + B \times C$	ABC×+
$A \times B + C$	A B × C +
$A \times B + C \times D$	$A B \times C D \times +$
(A + B) / (C – D)	A B + C D - /
A × B / C	AB×C/
$((A + B) \times C + D)/(E + F + G)$	A B + C × D + E F + G + /

Some examples of infix expressions and their reverse Polish notation equivalents.

Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

6

itep	Remaining string	Instruction	Stack
1	825×+132×+4-/	BIPUSH 8	8
2	2 5 × + 1 3 2 × + 4 - /	BIPUSH 2	8, 2
3	5×+132×+4-/	BIPUSH 5	8, 2, 5
4	×+132×+4-/	IMUL	8, 10
5	+ 1 3 2 × + 4 - /	IADD	18
6	132×+4-/	BIPUSH 1	18, 1
7	32×+4-/	BIPUSH 3	18, 1, 3
8	2 × + 4 - /	BIPUSH 2	18, 1, 3, 2
9	×+4-/	IMUL	18, 1, 6
10	+ 4 - /	IADD	18, 7
11	4 - /	BIPUSH 4	18, 7, 4
12	-/	ISUB	18, 3
13	1	IDIV	6

	Ort	hogon Addre	ality c essing	of Opco J Mode	odes a es (2)	and	
Bits	8	3	5	4	3	5	4
	OPCODE	MODE	REG	OFFSET	MODE	REG	OFFSET
		(Opti	onal 32-bit	direct address	or offset)		
[]		(Opti	onal 32-bit	direct address	or offset)		
	Asin	nole desi	an for tl	he instru	ction fo	rmats	
	A 311	of a tv	vo-addr	ess mac	hine.	mats	
	Tanenbaum, Structured	Computer Organizatio	on, Fifth Edition, (c) 2006 Pearson Educat	ion, Inc. All rights	reserved. 0-13-148	521-0

The Pentium 4 Addressing Modes (1)

		I	NOD	
R/M	00	01	10	11
000	M[EAX]	M[EAX + OFFSET8]	M[EAX + OFFSET32]	EAX or AL
001	M[ECX]	M[ECX + OFFSET8]	M[ECX + OFFSET32]	ECX or CL
010	M[EDX]	M[EDX + OFFSET8]	M[EDX + OFFSET32]	EDX or DL
011	M[EBX]	M[EBX + OFFSET8]	M[EBX + OFFSET32]	EBX or BL
100	SIB	SIB with OFFSET8	SIB with OFFSET32	ESP or AH
101	Direct	M[EBP + OFFSET8]	M[EBP + OFFSET32]	EBP or CH
110	M[ESI]	M[ESI + OFFSET8]	M[ESI + OFFSET32]	ESI or DH
111	M[EDI]	M[EDI + OFFSET8]	M[EDI + OFFSET32]	EDI or BH

The Pentium 4 32-bit addressing modes. M[x] is the memory word at x. Tanenbaum, Structured Computer Organization, Fifth Edition. (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Discussion of Addressing Modes

Addressing mode	Pentium 4	UltraSPARC III	8051
Accumulator			×
Immediate	×	×	×
Direct	×		×
Register	×	×	×
Register indirect	×	×	×
Indexed	×	×	
Based-indexed		×	
Stack			

A comparison of addressing modes.

	Moves	в	inary coded decimal
MOV DST,SRC	Move SRC to DST	DAA	Decimal adjust
PUSH SRC	Push SRC onto the stack	DAS	Decimal adjust for subtraction
POP DST	Pop a word from the stack to DST	AAA	ASCII adjust for addition
XCHG DS1,DS2	Exchange DS1 and DS2	AAS	ASCII adjust for subtraction
LEA DST,SRC	Load effective addr of SRC into DST	AAM	ASCII adjust for multiplication
CMOVcc DST,SRC	Conditional move	AAD	ASCII adjust for division
400.007.000	Arithmetic		Boolean
ADD DST,SRC	Add SRC to DST	AND DST,SRC	Boolean AND SRC into DST
SUB DST,SRC	Subtract SRC from DST	OR DST,SRC	Boolean OR SRC into DST
MUL SRC	Multiply EAX by SRC (unsigned)	XOR DST,SRC	Boolean Exclusive OR SRC to DST
IMUL SRC	Multiply EAX by SRC (signed)	NOT DST	Replace DST with 1's complement
DIV SRC	Divide EDX:EAX by SRC (unsigned)	1	
IDIV SRC	Divide EDX:EAX by SRC (signed)		Shift/rotate
ADC DST,SRC	Add SRC to DST, then add carry bit	SAL/SAR DST,#	Shift DST left/right # bits
SBB DST,SRC	Subtract SRC & carry from DST	SHL/SHR DST,#	Logical shift DST left/right # bits
INC DST	Add 1 to DST	ROL/ROR DST.#	Rotate DST left/right # bits
DEC DST	Subtract 1 from DST	BCL/BCB DST.#	Rotate DST through carry # bits
NEG DST	Negate DST (subtract it from 0)		ristate ber through daily - bits

	Test/compare
TEST SRC1,SRC2	Boolean AND operands, set flags
CMP SRC1,SRC2	Set flags based on SRC1 - SRC2
	Transfer of control
JMP ADDR	Jump to ADDR
Jxx ADDR	Conditional jumps based on flags
CALL ADDR	Call procedure at ADDR
RET	Return from procedure
IRET	Return from interrupt
LOOPxx	Loop until condition met
INT n	Initiate a software interrupt
INTO	Interrupt if overflow bit is set
	Strings
LODS	Load string
STOS	Store string
MOVS	Move string
CMPS	Compare two strings
SCAS	Scan Strings

Clear carry bit in EFLAGS register	SWAP DST	Change englanness of D31
Grear carry bit in Er LAGS register	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Extend EAV to EDV-EAV for divisit
Complement correctit in EELAGS	CWDE	Extend EAX to EDX:EAX for divisio
Complement carry bit in EFLAGS	ENTED 017E LV	Create stack frame with SIZE buter
Set direction bit in EFLAGS register	ENTER SIZE,LV	Create stack trame with SIZE bytes
Clear direction bit in EFLAGS reg	LEAVE	Undo stack frame built by ENTER
Set interrupt bit in EFLAGS register	NOP	No operation
Clear interrupt bit in EFLAGS reg	HLT	Halt
Push EFLAGS register onto stack	IN AL, PORT	Input a byte from PORT to AL
Pop EFLAGS register from stack	OUT PORT,AL	Output a byte from AL to PORT
Load AH from EFLAGS register	WAIT	Wait for an interrupt
Store AH in EFLAGS register	SRC = source DST = destination	# = shift/rotate count LV = # locals
	Comparison to the FLAGS register Set direction bit in EFLAGS register Clear direction bit in EFLAGS register Clear interrupt bit in EFLAGS register Clear interrupt bit in EFLAGS reg Push EFLAGS register onto stack Pop EFLAGS register from stack Load AH from EFLAGS register Store AH in EFLAGS register	Complement carry or in EFLAGS register Set direction bit in EFLAGS register Clear direction bit in EFLAGS register Clear interrupt bit in EFLAGS register Push EFLAGS register onto stack Pop EFLAGS register onto stack Load AH from EFLAGS register Store AH in EFLAGS register Store AH in EFLAGS register

Sh	ifts/rotates
SLL R1,S2,DST	Shift left logical (32 bits)
SLLX R1,S2,DST	Shift left logical extended (64)
SRL R1,S2,DST	Shift right logical (32 bits)
SRLX R1,S2,DST	Shift right logical extended (64
SRA R1,S2,DST	Shift right arithmetic (32 bits)
SRAX R1,S2,DST	Shift right arithmetic ext. (64)
Mis	cellaneous
SETHI CON,DST	Set bits 10 to 31
MOVcc CC,S2,DST	Move on condition
MOVr R1,S2,DST	Move on register
NOP	No operation
POPC S1,DST	Population count
RDCCR V,DST	Read condition code register
WRCCR R1,S2,V	Write condition code register
RDPC V,DST	Read program counter

AND B1 S2 DST	Boolean AND
ANDCC "	Boolean AND and set icc
ANDN "	Boolean NAND
ANDNCC "	Boolean NAND and set icc
OR R1.S2.DST	Boolean OR
ORCC "	Boolean OR and set icc
ORN "	Boolean NOR
ORNCC *	Boolean NOR and set icc
XOR R1,S2,DST	Boolean XOR
XORCC "	Boolean XOR and set icc
XNOR "	Boolean EXCLUSIVE NOR
XNORCC "	Boolean EXCL. NOR and set icc

	Trans	sfer of control	
	BPcc ADDR	Branch with prediction	
	BPr SRC, ADDR	Branch on register	
	CALL ADDR	Call procedure	
	RETURN ADDR	Return from procedure	
	JMPL ADDR, DST	Jump and link	
	SAVE R1,S2,DST	Advance register windows	
	RESTORE *	Restore register windows	
	Tcc CC,TRAP#	Trap on condition	7
	PREFETCH FCN	Prefetch data from memory	
	LDSTUB ADDR,R	Atomic load/store	
	MEMBAR MASK	Memory barrier	
SRC = source register SST = destination re R1 = source register S2 = source: register ADDR = memory ad	er gister or immediate dress	TRAP# = trap number FCN = function code MASK = operation type CON = constant V = register designator	CC = condition code set R =destination register cc = condition r = LZ,LEZ,Z,NZ,GZ,GEZ

The UltraSPARC III Instructions (6)

Instruction	How to do it
MOV SRC,DST	OR SRC with G0 and store the result DST
CMP SRC1,SRC2	SUBCC SRC2 from SRC1 and store the result in G0
TST SRC	ORCC SRC with G0 and store the result in G0
NOT DST	XNOR DST with G0
NEG DST	SUB DST from G0 and store in DST
INC DST	ADD 1 to DST (immediate operand)
DEC DST	SUB 1 from DST (immediate operand)
CLR DST	OR G0 with G0 and store in DST
NOP	SETHI G0 to 0
RET	JMPL %17+8,%G0

Some simulated UltraSPARC III instructions.

Inst.	Description	ACC	Reg	Dir	@R	#	C	Bi
MOV	Move src to ACC		×	×	×	×		
MOV	Move src to register	×		×		×		
VOM	Move src to memory	×	×	×	×	×		
MOV	Move src to indirect RAM	×		×		×		
MOV	Move 16-bit constant to DPTR		1					
MOVC	Move code to ACC offset from DPTR		1					
MOVC	Move code to ACC offset from PC							
MOVX	Move external RAM byte to ACC				×	î - 1		
MOVX	Move ext. RAM byte to ACC @DPTR							
MOVX	Move to ext. RAM byte from ACC		1		×			
MOVX	Move to ext. RAM byte from ACC @DPTR	¥						
PUSH	Push src byte to stack			×				
POP	Pop stack byte to dst			×				
XCH	Exchange ACC and dst	×		×	×			
XCHD	Exchange low-order digit ACC and dst		1	×				
SWAP	Swap nibbles of dst	×						
ADD	Add src to ACC		×	×	×	×		

8051 Instructions (2)

Inst.	Description	ACC	Reg	Dir	@R	#	C	Bit
ADDC	Add src to ACC with carry		×	×	×	×		
SUBB	Subtract src from ACC with borrow		×	×	×	×		
INC	Increment dst	×	×	×	×			
DEC	Decrement dst	×	×	×	×			
INC	DPTR							
MUL	Multiply							
DIV	Divide							
DA	Decimal adjust dst	×						
ANL	AND src to ACC		×	×	×	×		
ANL	AND ACC to dst			×				
ANL	AND immediate to dst			х				
ORL	OR src to ACC		×	×	×	×		
ORL	OR ACC to dst			х				
ORL	OR immediate to dst			×				

The 8051 Instruction set.

Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Inst.	Description	ACC	Reg	Dir	@R	#	С	Bit
XRL	XOR src to ACC	-	×	×	×	×		1
XRL	XOR ACC to dst			×				
XRL	XOR immediate to dst			×				
CLR	Clear dst	×						
CPL	Complement dst	×						
RL	Rotate dst left	×						
RLC	Rotate dst left through carry	×				1 - C		
RR	Rotate dst right	×						
RRC	Rotate dst right through carry	×		-		1 - 1		

8051 Instructions (4)

Inst.	Description	ACC	Reg	Dir	@R	#	C	Bit
CLR	Clear bit						×	×
SETB	Set bit			1 0			×	×
CPL	Complement bit						×	×
ANL	AND src to carry			l i	1			×
ANL	AND complement of src to carry							×
ORL	OR src to carry							×
ORL	OR complement of src to carry							×
MOV	Move src to carry				<u></u>			×
MOV	Move carry to src							×
JV	Jump relative if carry set			(I)	<u>)</u>			
JNC	Jump relative if carry not set							
JB	Jump relative if direct bit set							×
JNB	Jump relative if direct bit not set			1 1	[]			×
JBC	Jump rel. if direct bit set and carry clear	÷						×

Inst.	Description	ACC	Reg	Dir	@R	#	C	Bi
ACALL	Call subroutine (11-bit addr)							
LCALL	Call subroutine (16-bit addr)			(
RET	Return from subroutine							
RETI	Return from interrupt				1			
SJMP	Short relative jump (8-bit addr)							
AJMP	Absolute jump (11-bit addr)							
LJMP	Absolute jump (16-bit addr)	j.		1				
JMP	Jump indirect rel. to DPR+ACC							
JZ	Jump if ACC is zero							
JNZ	Jump if ACC is nonzero				1			
CJNE	Comp. src to ACC, jump unequal			×		×		
CJNE	Comp. src to immediate, jump unequal		×		×			
DJNZ	Decrement dst and jump nonzero)			
NOP	No operation							

