## The Instruction Set Architecture Level

Chapter 5

Tanenbaum, Strucured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All righus reserved. .0-13-148521-0


The ISA level is the interface between the compilers and the hardware.



Overview of the UltraSPARC III ISA Level (1)

| Register | Alt. name | Function |
| :--- | :--- | :--- |
| R0 | G0 | Hardwired to 0. Stores into it are just ignored. |
| R1-R7 | G1-G7 | Holds global variables |
| R8-R13 | O0-O5 | Holds parameters to the procedure being called |
| R14 | SP | Stack pointer |
| R15 | O7 | Scratch register |
| R16 - R23 | L0-L7 | Holds local variables for the current procedure |
| R24-R29 | 10-15 | Holds incoming parameters |
| R30 | FP | Pointer to the base of the current stack frame |
| R31 | 17 | Holds return address for the current procedure |

The UltraSPARC III's general registers.
Tanenbaum, Sturctured Computer Organization, Efith Edition, (c) 2006 Pearson Education, Inc. All righs reserved. 0.13 -148521-0

(a) On-chip memory organization for the 8051.
(b) Major 8051 registers.


## Data Types on the Pentium 4

| Type | 1 Bit | 8 Bits | 16 Bits | 32 Bits | 64 Bits | 128 Bits |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit |  |  |  |  |  |  |
| Signed integer |  | $\times$ | $\times$ | $\times$ |  |  |
| Unsigned integer |  | $\times$ | $\times$ | $\times$ |  |  |
| Binary coded decimal integer |  | $\times$ |  |  |  |  |
| Floating point |  |  |  | $\times$ | $\times$ |  |

The Pentium 4 numeric data types. Supported types are marked with $\times$.

## Data Types on the UItraSPARC III

| Type | 1 Bit | 8 Bits | 16 Bits | 32 Bits | 64 Bits | 128 Bits |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit |  |  |  |  |  |  |
| Signed integer |  | $\times$ | $\times$ | $\times$ | $\times$ |  |
| Unsigned integer |  | $\times$ | $\times$ | $\times$ | $\times$ |  |
| Binary coded decimal integer |  |  |  |  |  |  |
| Floating point |  |  |  | $\times$ | $\times$ | $\times$ |

The UltraSPARC III numeric data types. Supported types are marked with $\times$

Tanenbaum, Structured Computer Organization, Fitht Edition, (c) 2006 Pearson Education, Inc. All right resesered. 0.13 -148521-0

## Data Types on the 8051

| Type | 1 Bit | 8 Bits | 16 Bits | 32 Bits | 64 Bits | 128 Bits |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | $\times$ |  |  |  |  |  |
| Signed integer |  | $\times$ |  |  |  |  |
| Unsigned integer |  |  |  |  |  |  |
| Binary coded decimal integer |  |  |  |  |  |  |
| Floating point |  |  |  |  |  |  |

The 8051 numeric data types.
Supported types are marked with $\times$.
Tanenbaum, Structured Computer O Iraniriation, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. $0.13-148521-0$
$\qquad$
(a)

## OPCODE $\quad$ ADDRESS

(b)
$\square$
(c)

## Instruction Formats (1)

## Four common instruction formats:

(a) Zero-address instruction. (b) One-address instruction
(c) Two-address instruction. (d) Three-address instruction.

## Instruction Formats (2)


(a)

(b)

(c)

Some possible relationships between instruction and word length.

Tanenbaum, Sturcured Computer O Organization, Fifth Edition, (c) 2006 Peasson Eduction, Inc. All righs reserved. 0.-13-148521-0

## Expanding Opcodes (1)



An instruction with a 4-bit opcode and three 4-bit address fields.
Tanenhaum, Structured Computer Organization, Fitht Edition, (c) 2006 Pearson Education, Inc. All inghs reserved. 0-13-148521-0

An expanding opcode allowing 15 three-address instructions, 14 two-address instructions, 31 one-address instructions, and 16 zero-address instructions. The fields marked xxxx, yyyy, and zzzz are 4-bit address fields.
Tanenbaum, Stuccurred Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

The UltraSPARC III Instruction Formats


The original SPARC instruction formats.
The Pentium 4 instruction formats.
Taneenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All ighhs resereve. 0-13-148521-0

## SETHI Instruction

sethi const22,\%reg "const22"
-constant into the high-order 22 bits of the register - low-order 10 bits set to 0's
sethi $0 \times 333333, \%$ L1;
$0 \times 333333$ is 11005301:3011001.3011
\%L1 set to 1100 110c 11001100110011000000000
set \%L1 to 0x89ABCDEF, 32-bit constant
89ABCDEF = 10001001101010111100110111101111
Top 22: $1000100110101011110011=226 \mathrm{AF} 3$
Low 10 bits are $0111101111=1 \mathrm{EF}$
sethi 0x226AF3,\%L1
or \%L1,0×1EF,\%L1 ;or is better than add. (WHY?)

## The 8051 Instruction Formats

Format


The 8051 instruction formats.

Tanenbaum, Stuccurued Comppuer Organization, Effth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

## Addressing

$\square$
MOV 4

An immediate instruction for loading 4 into register 1.

MOV R1,\#0 MOV R2,\#A MOV R3,\#A+4096
LOOP: ADD R1,(R2)
ADD R2,\#4
CMP R2,R3
BLT LOOP
; accumulate the sum in R1, initially 0 ; R2 = address of the array A
; R3 = address of the first word beyond A ; register indirect through R2 to get operand ; increment R2 by one word (4 bytes) ; are we done yet?
; if R2 < R3, we are not done, so continue

Register Indirect Addressing: a generic assembly program for computing the sum of the elements of an array.

## Indexed Addressing (1)

MOV R1,\#0
MOV R2,\#0
MOV R3,\#4096
LOOP: MOV R4,A(R2)
AND R4,B(R2)
OR R1,R4
ADD R2,\#4
CMP R2,R3
BLT LOOP
; accumulate the OR in R 1 , initially 0
; R2 = index, i , of current product: A[i] AND B[i]
; R3 = first index value not to use
; R4 = A[i]
; R4 = A[i] AND B[i]
; OR all the Boolean products into R1
$; i=i+4$ (step in units of 1 word $=4$ bytes) ; are we done yet?
; if R2 < R3, we are not done, so continue

A generic assembly program for computing the OR of Ai AND Bi for two 1024-element arrays.

## Indexed Addressing (2)

| MOV | R4 | R2 | 124300 |
| :--- | :--- | :--- | :--- |

A possible representation of MOV $\mathrm{R} 4, \mathrm{~A}(\mathrm{R} 2)$.

Tanenbaum, Struccured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All right resereved. $0-13-148521-0$


## Reverse Polish Notation (2)

|  | Car at the switch |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\perp$ | + | - | x | 1 | ( | ) |
|  | 4 | 1 | 1 | 1 | 1 | 1 | 5 |
|  | 2 | 2 | 2 | 1 | 1 | 1 | 2 |
|  | 2 | 2 | 2 | 1 | 1 | 1 | 2 |
|  | 2 | 2 | 2 | 2 | 2 | 1 | 2 |
|  | 2 | 2 | 2 | 2 | 2 | 1 | 2 |
|  | 5 | 1 | 1 | 1 | 1 | 1 | 3 |

Decision table used by the infix-to-reverse Polish notation algorithm
Tanenhaum, Sructured Computer Organization, Fitht Edition, (c) 2006 Pearson Eduction, Inc. All righs reserved. $0.13-145521-0$

## Reverse Polish Notation (3)

| Infix | Reverse Polish notation |
| :--- | :--- |
| $A+B \times C$ | $A B C \times+$ |
| $A \times B+C$ | $A B \times C+$ |
| $A \times B+C \times D$ | $A B \times C D+$ |
| $(A+B) /(C-D)$ | $A B+C D-1$ |
| $A \times B / C$ | $A B \times C /$ |
| $(A+B) \times C+D) /(E+F+G)$ | $A B+C \times D+E F+G+1$ |

Some examples of infix expressions and their reverse Polish notation equivalents.

Evaluation of Reverse Polish notation Formulas

| Step | Remaining string | Instruction | Stack |
| :---: | :--- | :--- | :--- |
| 1 | $825 \times+132 \times+4-1$ | BIPUSH 8 | 8 |
| 2 | $25 \times+132 \times+4-1$ | BIPUSH 2 | 8,2 |
| 3 | $5 \times+132 \times+4-1$ | BIPUSH 5 | $8,2,5$ |
| 4 | $x+132 \times+4-1$ | IMUL | 8,10 |
| 5 | $+132 x+4-1$ | IADD | 18 |
| 6 | $132 x+4-1$ | BIPUSH 1 | 18,1 |
| 7 | $32 \times+4-1$ | BIPUSH 3 | $18,1,3$ |
| 8 | $2 x+4-1$ | BIPUSH 2 | $18,1,3,2$ |
| 9 | $x+4-1$ | IMUL | $18,1,6$ |
| 10 | $+4-1$ | IADD | 18,7 |
| 11 | $4-1$ | BIPUSH 4 | $18,7,4$ |
| 12 | -1 | ISUB | 18,3 |
| 13 | 1 | IDIV | 6 |

Use of a stack to evaluate a reverse Polish notation formula.
Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All righus reservee. 0-13-148521-0

Orthogonality of Opcodes and Addressing Modes (2)

Bits


A simple design for the instruction formats of a two-address machine.

Orthogonality of Opcodes and
Addressing Modes (1)


A simple design for the instruction formats of a three-address machine.

The Pentium 4 Addressing Modes (1)

|  | MOD |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| R/M | 00 | 01 | 10 | 11 |
| 000 | M [EAX] | M[EAX + OFFSET8] | M[EAX + OFFSET32] | EAX or AL |
| 001 | M [ECX] | M[ECX + OFFSET8] | M[ECX + OFFSET32] | ECX or CL |
| 010 | M [EDX] | M[EDX + OFFSET8] | M[EDX + OFFSET32] | EDX or DL |
| 011 | M[EBX] | M[EBX + OFFSET8] | M[EBX + OFFSET32] | EBX or BL |
| 100 | SIB | SIB with OFFSET8 | SIB with OFFSET32 | ESP or AH |
| 101 | Direct | M[EBP + OFFSET8] | M[EBP + OFFSET32] | EBP or CH |
| 110 | M[ESI] | M[ESI + OFFSET8] | M[ESI + OFFSET32] | ESI or DH |
| 111 | M[EDI] | M[EDI + OFFSET8] | M[EDI + OFFSET32] | EDI or BH |

The Pentium 4 32-bit addressing modes. $\mathrm{M}[x]$ is the memory word at $x$.
Tanenbaum, Strucurued Computer O ragaization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0 -13-148521-0

The Pentium 4 Addressing Modes (2)


Access to $a[i]$.
Tanenbaum, Strucurued Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All righs reseseved. 0-13-148521-0

## Loop Control

$i=1 ;$
L1: first-statement;
last-statement;
$\mathrm{i}=\mathrm{i}+1$;
if $(\mathrm{i}<\mathrm{n})$ goto L 1
$i=1 ;$
L1: if ( $\mathrm{i}>\mathrm{n}$ ) goto L2; first-statement;
last-statement $\mathrm{i}=\mathrm{i}+1$; goto L1;
L2:
(b)
(a)
(a) Test-at-the-end loop.
(b) Test-at-the-beginning loop.

Enenhaum, Stuccured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All inghs reserved. 0.13 -148521-0

## Input/Output (1)

Device registers for a simple terminal.


Keyboard buffer
Character received

## Input/Output (2)

// Output a block of data to the device
int status, i, ready;
for ( $i=0 ; i<$ count; $i++$ ) \{
do \{
status $=$ in(display_status_reg); // get status
ready $=($ status >> 7$) \& 0 x 01 ; \quad / /$ isolate ready bit
\} while (ready != 1);
out(display_buffer_reg, buf[i]);
\}
\}

An example of programmed I/O.
Taneenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All ighhs resereve. 0-13-148521-0


A system with a DMA controller.
Tanenbaum, Structured Computer Organization, Fitth Edition, (c) 2006 Pearson Education, Inc. All rightr reseeved. 0-13-148521-9

The Pentium 4 Instructions (1)

## The Pentium 4 Instructions (2)

| Binary coded decimal |  |
| :---: | :---: |
| DAA | Decimal açust |
| DAS | Decimal adjust tor subtraction |
| AAA | ASCll adjust tor addition |
| AAS | ASClil adjust tor subtraction |
| AAM | ASCli adjust for mutipilication |
| AAD | ASCII aduus tor fivision |
| Boolean |  |
| AND DST,SRC | Boolean AND SRC into DST |
| OR DST,SRC | Boolean OR SAC into DST |
| XOR DST,SRG | Boolean Exclusive OR SRC to DST |
| NOT DST | Replace DST with 1's complement |
| Shilt/rotate |  |
| SALSAR DST., | Shitt DST leffright \% bits |
| SHLSHR DSST, | Logical shit DST lottright p bits |
| ROUROR DST, ${ }^{\text {a }}$ | Rotate DST leffright \# bits |
| RCLRCR DST, ${ }^{\text {e }}$ | Rotate DST through carry \# bits |

A selection of the Pentium 4 integer instructions.
A selection of the Pentium 4 integer instructions.
Tanenhaum, Strucurued Compurer Organization. Fifth Edition,(c) 2006 Peasson Education, Inc. All inghs resereved. 0 -13-148521-0
Enenbaum, Stucucured Computer Organization, Efith Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0.13 -148521-0

The Pentium 4 Instructions (3)
Test/compare

|  | Test/compare |
| :---: | :---: |
| TEST SRC1.SRC2 | Boolean AND operands, set flags |
| CMP SRC1,SRC2 | Set llags based on SRC1 - SRC2 |
| Transter of control |  |
| JMP ADDR | Jump to ADDR |
| Jx× ADDR | Conditional jumps based on flags |
| CALL ADDR | Call procedure at ADDR |
| RET | Retum from procedure |
| IRET | Retum from interrupt |
| LOOPxic | Loop until condition met |
| 1 NT n | Initiate a software interupt |
| into | Interrupt if overllow bin is set |



A selection of the Pentium 4 integer instructions.

## The Pentium 4 Instructions (4)

|  | Miscollaneous |
| :---: | :---: |
| SWAP DST | Change endianness of DST |
| cwo | Extend EAX to EDX:EAX tor dwision |
| CWDE | Extend 16-bit number in AX to EAX |
| ENTER SIZE,LV | Create stack frame with Slze byees |
| LEAVE | Undo stack trame built by ENTER |
| NOP | No operation |
| HLT | Halt |
| IN AL.PORT | Input a byio trom PORT to AL |
| OUT PORTAL | Output a byle from AL to PORT |
| WAIT | Wain for an interrupt |

A selection of the Pentium 4 integer instructions.

## The UltraSPARC III Instructions (1)

## The UltraSPARC III Instructions (2)

| Arithmetic |  |
| :---: | :---: |
| ADD R1,S2, DST | Add |
| ADDCC * | Add and set icc |
| ADDC | Add with carry |
| ADDCCC - | Add with carry and set icc |
| SUB R1,S2,DST | Subtract |
| SUBCC | Subtract and set icc |
| SUBC | Subtract with cary |
| SUBCCC | Subtract with carry and set icc |
| MULX R1,S2,DST | Multiply |
| SDIVX R1,S2.DST | Signed divide |
| UDIVX R1,S2.DST | Unsigned divide |
| TADCC R1,S2,0ST | Tagged add |

The primary UltraSPARC III integer instructions
The primary UltraSPARC III integer instructions.
Tanenbaum, Stuccurued Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All righs reeseved. $0.13-144521-0$

## The UltraSPARC III Instructions (3)

The UltraSPARC III Instructions (4)

| SLL R1,S2,DST | Shitt left logical (32 bits) |
| :---: | :---: |
| SLLX R1,S2,DST | Shitt left logical extended (64) |
| SRL R1,S2, DST | Shift right logical (32 bits) |
| SRLX R1,S2,DST | Shilt right logical extended (64) |
| SRA R1,S2,DST | Shift right arithmetic (32 bits) |
| SRAX R1,S2,DST | Shitt right arithmetic ext. (64) |
| Miscellaneous |  |
| SETHI CON.DST | Set bits 10 to 31 |
| MOVCC CC,S2,DST | Move on condition |
| MOVr R1,S2,DST | Move on register |
| NOP | No operation |
| POPC S1, DST | Population count |
| RDCCR V, DST | Read condition code register |
| WRCCR R1,S2,V | Write condition code register |
| RDPC V,DST | Read progra |

The primary UltraSPARC III integer instructions.

| Boolean |  |
| :---: | :---: |
| AND R1,S2,DST | Boolean AND |
| ANDCC | Boolean AND and set icc |
| ANDN | Boolean NAND |
| ANDNCC * | Boolean NAND and set icc |
| OR R1,S2, DST | Boolean OR |
| ORCC | Boolean OR and set icc |
| ORN | Boolean NOR |
| ORNCC | Boolean NOR and set icc |
| XOR R1,S2,DST | Boolean XOR |
| XORCC | Boolean XOR and set icc |
| XNOR | Boolean EXCLUSIVE NOR |
| XNORCC | Boolean EXCL. NOR and set icc |

The primary UltraSPARC III integer instructions.

## The UltraSPARC III Instructions (6)

## The UltraSPARC III Instructions (5)

| Transter of control |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $\qquad$BPCC ADDR Branch with prediction <br>  BPr SRC,ADDR |  |  |  |  |  |


| Instruction | How to do it |
| :--- | :--- |
| MOV SRC,DST | OR SRC with G0 and store the result DST |
| CMP SRC1,SRC2 | SUBCC SRC2 from SRC1 and store the result in G0 |
| TST SRC | ORCC SRC with G0 and store the result in G0 |
| NOT DST | XNOR DST with G0 |
| NEG DST | SUB DST from G0 and store in DST |
| INC DST | ADD 1 to DST (immediate operand) |
| DEC DST | SUB 1 from DST (immediate operand) |
| CLR DST | OR G0 with G0 and store in DST |
| NOP | SETHI G0 to 0 |
| RET | JMPL $\% 17+8, \%$ G0 |

Some simulated UltraSPARC III instructions.
The primary UltraSPARC III integer instructions.

## 8051 Instructions (1)

| Inst. | Description | ACC | Reg | Dir | ©R | \# | c | Bit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV | Move src to ACC |  | $\times$ | $\times$ | $\times$ | $\times$ |  |  |
| MOV | Move srcto register | $\times$ |  | $\times$ |  | $\times$ |  |  |
| MOV | Move src to memory | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |  |  |
| MOV | Move src to indirect RAM | $\times$ |  | $\times$ |  | $\times$ |  |  |
| MOV | Move 16-bit constant to DPTR |  |  |  |  |  |  |  |
| MOVC | Move code to ACC offset from DPTR |  |  |  |  |  |  |  |
| movc | Move code to ACC offset from PC |  |  |  |  |  |  |  |
| movx | Move external RAM byte to ACC |  |  |  | $\times$ |  |  |  |
| movx | Move ext. RAM byte to ACC @ DPTR |  |  |  |  |  |  |  |
| MOVX | Move to ext. RAM byte from ACC |  |  |  | $\times$ |  |  |  |
| MOVX | Move to ext. RAM byte from ACC ©DPT |  |  |  |  |  |  |  |
| PUSH | Push src byte to stack |  |  | $\times$ |  |  |  |  |
| POP | Pop stack byte to dst |  |  | $\times$ |  |  |  |  |
| XCH | Exchange ACC and dst | $\times$ |  | $\times$ | $\times$ |  |  |  |
| XCHD | Exchange low-order digit ACC and dst |  |  | $\times$ |  |  |  |  |
| SWAP | Swap nibbles of dst | $\times$ |  |  |  |  |  |  |
| ADD | Add sre to ACC |  | $\times$ | $\times$ | $\times$ | $\times$ |  |  |

The 8051 Instruction set.
Tanenbaum, Struccurred Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All right resereved. 0-13-148521-0

| Inst. | Description | ACC | Reg | Dir | @R | \# | C | Bit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDC | Add src to ACC with carry |  | $\times$ | $\times$ | $\times$ | $\times$ |  |  |
| SUBB | Subtract src from ACC with borrow |  | $\times$ | $\times$ | $\times$ | $\times$ |  |  |
| INC | Increment dst | $\times$ | $\times$ | $\times$ | $\times$ |  |  |  |
| DEC | Decrement dst | $\times$ | $\times$ | $\times$ | $\times$ |  |  |  |
| INC | DPTR |  |  |  |  |  |  |  |
| MUL | Multiply |  |  |  |  |  |  |  |
| DIV | Divide | $\times$ |  |  |  |  |  |  |
| DA | Decimal adjust dst |  | $\times$ | $\times$ | $\times$ | $\times$ |  |  |
| ANL | AND sra co ACC |  |  |  | $\times$ |  |  |  |
| ANL | AND ACC to dst |  |  |  |  |  |  |  |
| ANL | AND immediate to dst |  |  | $\times$ | $\times$ | $\times$ |  |  |
| ORL | OR src to ACC |  |  |  | $\times$ |  |  |  |
| ORL | ORACC to dst |  |  |  | $\times$ |  |  |  |
| ORL | OR immediate to dst |  |  |  |  |  |  |  |

The 8051 Instruction set.

## 8051 Instructions (3)

| Inst. | Description | ACC | Reg | Dir | © | \# | C | Bit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| XRL | XOR src to ACC |  | $\times$ | $\times$ | $\times$ | $\times$ |  |  |
| XRL | XOR ACC to dst |  |  | $\times$ |  |  |  |  |
| XRL | XOR immediate to dst |  |  | $\times$ |  |  |  |  |
| CLR | Clear dst | $\times$ |  |  |  |  |  |  |
| CPL | Complement dst | $\times$ |  |  |  |  |  |  |
| RL | Rotate dst left | $\times$ |  |  |  |  |  |  |
| RLC | Rotate dst left through carry | $\times$ |  |  |  |  |  |  |
| RR | Rotate dst right | $\times$ |  |  |  |  |  |  |
| RRC | Rotate dst right through carry | $\times$ |  |  |  |  |  |  |

The 8051 Instruction set.
Taneenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All ighhs resereve. 0-13-148521-0


## Sequential Flow of Control and Branches



Program counter as a function of time (smoothed).
(a) Without branches. (b) With branches.

Tanenbaum, Structured Computer O Organization, Fifth Edidion, (c) 2006 Pearson Education, Inc. All rights reserved. $0 .-13-148521-0$



## Recursive Procedures (4)

public void towers(int $n$, int i , int j ) \{
int k;
if ( $\mathrm{n}==1$ )
System.out.println("Move a disk from " + i + " to " + j); else \{
$\mathrm{k}=6-\mathrm{i}-\mathrm{j}$;
towers( $\mathrm{n}-1, \mathrm{i}, \mathrm{k}$ );
towers(1, i, j);
towers(n-1, k, j);
\}
\}

A procedure for solving the Towers of Hanoi.


The stack at several points during the execution of Fig. 5-42.


## Coroutines (2)



When a coroutine is resumed, execution begins at the statement where it left off the previous time, not at the beginning.

## Interrupts



Time sequence of multiple interrupt example.

Towers of Hanoi in Pentium 4 Assembly Language (1)

```
MODEL FLAT
PUBLIC_ Iowers 
.CODE
towers: PUSHEBP
    MOV EBP, ESP
    CMP IEBP+
    JNE L1
    MOV EAX, [EBP+16]
    PUSH EAX
    MOV EAX,[EBP+12]
    MOV EAX,[EBP
    PUSH OFFSET FLAT:tomat
    CALL _printt
    ADD ESP, 12
    JMP Done
...
```

Towers of Hanoi for Pentium 4.

## Towers of Hanoi in Pentium 4 Assembly Language (2)

L1:
SUB EAX, $[E B P+16$
MOV $E B P+20]$, EA
PUSHEAX
PUSH EAX
PUSHEAX
MOV EAX, [EBP+8]
DECEAX
PUSH EAX
CALL towers
ADD ESP, 12
MOV EAX, [EBP +
MOV EAX , [EBP +12$]$
PUSH EAX
PUSH 1
CALL _towers

| ; start k=6-i-j |
| :---: |
| : EAX $=6$-1- |
| ; $\mathrm{k}=\mathrm{EAX}$ |
| : star towers( $\mathrm{n}-1, \mathrm{i}, \mathrm{k}$ ) |
| : EAX = 1 |
| ;pushl |
| ; EAX $=$ n |
| : $\mathrm{EAX}=\mathrm{n}-1$ |
| ;pushn-1 |
| : call towers( n - 1, 1, 6-1-1) |
| ; remove params from the stack |
| : push j |
| ; EAX $=1$ |
| ;pushl |
| ;push 1 |
| chall towers(1, i, if |

Towers of Hanoi for Pentium 4.

Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Towers of Hanoi in UltraSPARC III
Assembly Language (1)

Towers of Hanoi in Pentium 4 Assembly Language (3)


Towers of Hanoi for Pentium 4.
\#define $\mathrm{N} \% 10$
udefine I\% 1
\#define $\mathrm{J} \% 12$
\#define $\mathrm{K} \% 10$
\#define Paramo $\%$ oo
Adefine Param $1 \% 01$
Idefine Param $2 \%$ o2
\#define Scratch \%
.proc 04
.${ }^{\text {global tower }}$
towers: save \%sp, $-112, \%$ sp
cmp N, 1
bne Else
sethi \%hi(tormat), Param0
sethi \%hi(tormat), Param0
or Param0. \%lo(tomat). Param0
moll I, Param1
call printt
mov J, Param2
b Done
nop
b Don
nop
. . .
Towers of Hanoi for UltraSPARC III
Tanenbaum, Stuccurued Computer Organization, Efith Edition, (c) 2006 Pearson Education, Inc. All righs reserved. 0-13-148521-0
${ }^{-} \mathrm{N}$ is input parameter $0^{\circ}$
$\rightarrow 1$ is input parameter 1 .
$r J$ is input parameter 2
$r$ - Paramo is output parameter 0 .

- Param1 is output parameter 1 .
- Param2 is output parameter 2 .
as an aside, cpp uses the C comment convention *

$$
\begin{aligned}
& !i(n==1) \\
& !i t(n!=1) \text { goto Else }
\end{aligned}
$$

! printt(CMove a disk from \%d to \%dn", i, i) printt("Move a disk from \%d to \% ofln
Param0 = address of tormat string $\left\{\begin{array}{l}\text { Param } 0=\text { ad } \\ \text { Param1 }=1\end{array}\right.$ ! call print f BEFORE parameter 2 if) is set up : we are done now
fill delay slot

Towers of Hanoi for UltraSPARC III

Towers of Hanoi in UltraSPARC III
Assembly Language (2)
mov 6, $K$
sub $K, J, K$$\quad$ istart $\mathrm{k}=6-\mathrm{i}-1$
mov 6, $K$
sub $K, J, K$$\quad$ istart $\mathrm{k}=6-\mathrm{i}-1$
sub K, J, K
sub K, I, K
sub K, J, K
sub K, I, K
add N, - 1, Scratch
add N, - 1, Scratch
mov Scratch, Paramo
mov Scratch, Paramo
mov 1, Param1
call towers
mov 1, Param1
call towers
call towers
mov K. Param2
call towers
mov K. Param2
mov 1, Param0
mov 1, Param0
mov I, Param1
mov I, Param1
call towers
mov J, Param2 $\quad \begin{aligned} & \text { i parameter } 1=1 \\ & \text { call towers BEFORE parameter } 2(j) \text { is set up }\end{aligned}$
call towers
mov J, Param2 $\quad \begin{aligned} & \text { i parameter } 1=1 \\ & \text { call towers BEFORE parameter } 2(j) \text { is set up }\end{aligned}$
...
...
Towers of Hanoi for UltraSPARC III.

```
Towers of Hanoi in UltraSPARC III Assembly Language (3)
                                    Assembly Language (3)
...
    mov Scratch, Param0
        mov K, Param1
        call towers
        mov J, Param2
Done: ret
M, !eetore ! return
format: .asciz "Move a disk from %d to %dn
```

iomat: .asciz "Move a disk from \%d to \%dn"
! start towers(n-1, k. i)
parameter $1=\mathrm{k}$
call towers BEFORE parameter $2(0)$ is set up parameter $2=j$
use the delay slot after ret to restore windows


## Instruction Scheduling

Reducing Conditional Branches: Predication (2)

| if $(\mathrm{R} 1=-0)\{$ | CMP R1,0 | CMOVZ R2,R3,R1 |
| :---: | :---: | :---: |
| R2 = R3; | BNE L1 | CMOVZ R4,R5,R1 |
| R4 = R5; | MOV R2,R3 | CMOVN R6,R7,R1 |
| \} else \{ | MOV R4.R5 | CMOVN R8,R9,R1 |
| R6 = R7; | BR L2 |  |
| $\mathrm{R} 8=\mathrm{R} 9$; | L1: MOV R6,R7 |  |
| \} | MOV R8,R9 |  |
|  | L2: |  |
| (a) | (b) | (c) |

(a) An if statement.
(b) Generic assembly code for a).
(a) An if statement.
(b) Generic assembly code for a).
(c) A conditional instruction.


An IA-64 bundle contains three instructions.

if $\begin{aligned}(R 1 & =0) \\ R 2 & =R 3 ;\end{aligned}$
(a)

CMP R1,0
BNE L1
MOV R2,R3
L1:
(b)

CMOVZ R2,R3,R1
(c)

Tanenhaum, STuccured Computer Organization. Fifth Edition, (c) 2006 Pearson Education, Inc. All inghs reserved. 0.13 -148521-0

Reducing Conditional Branches: Predication (3)
if ( $\mathrm{R} 1=\mathrm{R} 2$ )
$R 3=R 4+R 5$;
$\begin{aligned} & \text { else } \\ & \text { R6 } 6\end{aligned}=$ R4-R5
(a)

CMP R1,R2
BNE L1
MOV R3,R4
ADD R3,R5
BR L2
1: MOV R6,R4
SUB R6,R5
L2: (b)

CMPEQ R1,R2,P4 <P4> ADD R3,R4,R5 <P4> ADD R3,R4,R5
<P5> SUB R6,R4,R5
(c)
(a) An if statement.
(b) Generic assembly code for a).
(c) Predicated instruction.

