Fondements de la conception des ordinateurs


Prof. David A. Patterson

CS252 Graduate Computer Architecture Lecture 1 Introduction January 22, 2002 Prof. David E Culler Computer Science 252 Spring 2002

Plan de cours (avant)

Introduction, architecture du jeu d'instructions performance, coût (1 ::1,2) Introduction à la modélisation du matériel, niveaux d'abstraction (2::notes) Pipelines (1::3) Pipelines avancés et parallélisme au niveau d'instructions (2::4) Mémoires cache et virtuelle (révision) (1::5) Réseaux d'interconnexion (2::7) Multiprocesseurs, traitement vectoriel (1::8) Cohérence de caches, synchronisation (1::8) Consistance de mémoire; conclusions (1::8)

Edition 3 Ch1 - Fundamentals of Computer Design Ch2 - Instruction Set Principles and Examples Ch3 - Instruction-Level Parallelism and Its Dynamic Exploitation Ch4 - Exploiting Instruction-Level Parallelism with Software Approaches Ch5 - Memory Hierarchy Design Ch6 - Multiprocessors and Thread-Level Parallelism Ch7 - Storage Systems Ch8 - Interconnection Networks and Clusters App A - Pipelining: Basic and Intermediate Concepts App B - Solutions to Selected Exercises Online Appendices App C - A Survey of RISC Architectures for Desktop, Server, and Embedded Computers App D - An Alternative to RISC: The Intel 80x86 App E - Another Alternative to RISC: The VAX Architecture App F - The IBM 360/370 Architecture for Mainframe Computers App G - Vector Processors Revised by Krste Asanovic App H - Computer Arithmetic by David Goldberg Appendix I - Implementing Coherence Protocols



Plan


- Introduction
- · Tâches d'un concepteur
- Tendances technologiques
- Tendances dans le coût
- Peformances : mesures
- Principes quantitatifs
- Conclusion


Why take CS252?


- To design the next great instruction set?...well...
 - instruction set architecture has largely converged
 - especially in the desktop / server / laptop space
 - dictated by powerful market forces
- Tremendous organizational innovation relative to established ISA abstractions
- \cdot Many New instruction sets or equivalent
 - embedded space, controllers, specialized devices, \ldots
- Design, analysis, implementation concepts vital to all aspects of EE & CS
 - systems, PL, theory, circuit design, VLSI, comm.
- Equip you with an intellectual toolbox for dealing with a host of systems design challenges


1/22/02


CS252/Culler Lec 1.7

























<section-header>CapacitySpeed (latency)Logic2x in 3 years2x in 3 yearsDAM4x in 3 years2x in 10 yearsJisk4x in 3 years2x in 10 years







































<section-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>


The Bottom Line: Performance (and Cost)


Plane	DC to Paris	Speed	Passengers	Throughput (pmph)
Boeing 747	6.5 hours	610 mph	470	286,700
BAD/Sud Concodre	3 hours	1350 mph	132	178,200


- Time to run the task (ExTime)
 - Execution time, response time, latency
- Tasks per day, hour, week, sec, ns ... (Performance) – Throughput, bandwidth


DAP.S98 32


















U time = <u>Secor</u> Progra			Cycles x Secon Instruction Cycl
			1
	Inst Count	CPI	Clock Rate
Program	X		
Compiler	X	(X)	
Inst. Set.	x	х	
Organization		X	x
Technology			x







<section-header><list-item><list-item><list-item><list-item><list-item><list-item>



	Α	В	С
P1	1.00	10.00	20.00
P2	1000.00	100.00	20.00
Moy (0.5-0.5)	500.5	55.00	20.00
Moy (.909,.091)	91.91	18.19	20
Moy (.999,.001)	2.00	10.09	20.00


Moyenne arith. pondérée


	Nori	nalisé à	A	Normalisé à B			Normalisé à C		
	Α	В	С	Α	в	C	Α	в	С
P1	1	10	20	0.1	1	2	.05	.5	1
P2	1	0.1	.02	10	1	.2	50	5	1
MA	1	5.05	10.01	5.05	1	1.1	25.03	2.75	1
MG	1	1	0.63	1	1	0.63	1.58	1.58	1
Tps Tot	1	0.11	0.04	9.1	1	0.36	25.03	2.75	1

<text><list-item><figure><figure>

Impact of Means on SPECmark89 for IBM 550


Ra	tio to V	AX:	Tim	<u>e: \</u>	Neighte	d Time	<u>e</u> :
Program	Before	After	Before	After	Before	After	
gcc	30	29	49	51	8.91	9.22	
espresso	35	34	65	67	7.64	7.86	
spice	47	47	510	510	5.69	5.69	
doduc	46	49	41	38	5.81	5.45	
nasa7	78	144	258	140	3.43	1.86	
li	34	34	183	183	7.86	7.86	
eqntott	40	40	28	28	6.68	6.68	
matrix300	78	730	58	6	3.43	0.37	
fpppp	90	87	34	35	2.97	3.07	
tomcatv	33	138	20	19	2.01	1.94	
Mean	54	72	124	108	54.42	49.99	
		Geon	netric		Arithmeti	c W	leighted Arith.
	Ratio	1.33	Ratio	1.16	Ratio	1.09	DAP.S98 4





		R	eal	Wor	id E	xan	nple	S	
Chip				Wafer cost			Dies/ wafer		Die Cost
386DX		2	0.90	\$900	1.0	43	360	71%	\$4
486DX2		3	0.80	\$1200	1.0	81	181	54%	\$12
PowerPC	601	4	0.80	\$1700	1.3	121	115	28%	\$53
HP PA 710	00	3	0.80	\$1300	1.0	196	66	27%	\$73
DEC Alph	a	3	0.70	\$1500	1.2	234	53	19%	\$149
SuperSPA	RC	3	0.70	\$1700	1.6	256	48	13%	\$272
Pentium		3	0.80	\$1500	1.5	296	40	9%	\$417

DAP.S98 51




coût composante		100	33%
coûts directs	25%	125	8%
coûts non-recurrents	82%	228	34%
marge d'escompte	33%	303	25%
	Marge	Prix	%P.V.
	Marge		%P.V.
coût composante		100	15%
	Marge 40%		15%
coût composante		100	15% 6%


Calcul des coûts


Chip Prices (August 1993)


Assume purchase 10,000 units

Chip	Area mm ²	Mfg. cost	Price	Multi- plier	Comment
386DX	43	\$9	\$31	3.4	Intense Competition
486DX2	81	\$35	\$245	7.0	No Competition
PowerPC 601	121	\$77	\$280	3.6	
DEC Alpha	234	\$202	\$1231	6.1	Recoup R&D?
Pentium	296	\$473	\$965	2.0	Early in shipments
					DAP.S98 54











Interface Design A good interface: · Lasts through many implementations (portability, compatability) Is used in many differeny ways (generality) Provides convenient functionality to higher levels · Permits an efficient implementation at lower levels time use imp 1 Interface use imp 2 use imp 3 DAP.S98 59







- 32-bit fixed format instruction (3 formats)
- 32 32-bit GPR (R0 contains zero, DP take pair)
- 3-address, reg-reg arithmetic instruction
- Single address mode for load/store: base + displacement

- no indirection

- Simple branch conditions
- Delayed branch

see: SPARC, MIPS, HP PA-Risc, DEC Alpha, IBM PowerPC, CDC 6600, CDC 7600, Cray-1, Cray-2, Cray-3

DAP.S98 62

