

The Instruction Set: a Critical Interface





Review: A	AIPS R3000 (c	ore)
r0 0 Prog ° ° 2 ° * 2 <th>grammable storage 2^32 x <u>bytes</u> 31 x 32-bit GPRs (R0=0) 32 x 32-bit FP regs (paired D 1I, LO, PC</th> <th>Data types ? Format ? Addressing Modes? PP)</th>	g rammable storage 2^32 x <u>bytes</u> 31 x 32-bit GPRs (R0=0) 32 x 32-bit FP regs (paired D 1I, LO, PC	Data types ? Format ? Addressing Modes? PP)
Arithmetic logical		
Add, AddU, Sub Addl, AddIU, SLT SLL, SRL, SRA, S), SubU, And, Or, Xor, Nor, S 1, SLTIU, Andl, Orl, Xorl, <i>LUI</i> SLLV, SRLV, SRAV	LT, SLTU,
Memory Access		
LB, LBU, LH, LHI SB, SH, SW, SW	J, LW, LWL,LWR L, SWR	
Control	32-bit inst	tructions on word boundary
J, JAL, JR, JALR BEq, BNE, BLEZ	,BGTZ,BLTZ,BGEZ,BLTZAL,BC	GEZAL CS252/Culler Lec 1.5

Review: Basic ISA Classes Accumulator: 1 address add A acc \leftarrow acc + mem[A] 1+x address addx A acc \leftarrow acc + mem[A + x] Stack: 0 address add tos \leftarrow tos + next General Purpose Register: 2 address add A B $EA(A) \leftarrow EA(A) + EA(B)$ 3 address add A B C $EA(A) \leftarrow EA(B) + EA(C)$ Load/Store: 3 address add Ra Rb Rc Ra \leftarrow Rb + Rc load Ra Rb $Ra \leftarrow mem[Rb]$ store Ra Rb $mem[Rb] \leftarrow Ra$ CS252/Culler 1/22/02 Lec 1.6





Cray-1: the origonal contract of the origonal	5 3 2 0 Rs1 R2 ch 3 2 0 Rs1	 VAX-11: the canonical CI Variable format, 2 and 3 address instruction Byte 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		VAX-11: the canonical CISC Variable format, 2 and 3 address instruction Byte 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	SC s
				 Simple and complex instructions synchronization instructions data structure operations (queues) polynomial evaluation 	
1/22/02			CS252/Culler Lec 1.9	1/22/02	CS252/Culler Lec 1.10

























Steps 1 & 2
IF - instruction fetch step
IR <-- Mem[PC]: fetch the next instruction from memory
NPC <-- PC + 4 : compute the new PC
done in parallel with opcode decode</p>

ID - instruction decode and register fetch step
- A <-- Regs[IR 6.. 10]</p>
- B <-- Regs[IR 11.. 16]</p>

Possible since register specifiers are encoded in *fixed fields*We may fetch register contents that we don't use but OK since
the operands will be ready if the opcode is of the type that does
use them

• Also calculate the sign extended immediate in case that's the value that the opcode needs

DAP Spr. 98 ©UCB 23







































lw rb,b	IF	ID	EX	MEM	WB				
lw rc, c		IF	ID	EX	MEM	WB			
add ra,rb,rc			IF	ID	Cale	EX	MEM	WB	
sw a, ra				IF	Cale	ID	EX	MEM	WB

Software Scheduling to Avoid Load Hazards Try producing fast code for a = b + c; d = e - f;assuming a, b, c, d ,e, and f in memory. Slow code: LW Rb,b LW Rc,c ADD Ra,Rb,Rc SW a,Ra LW Re,e LW Rf,f SUB Rd,Re,Rf SW d,Rd DAP Spr. 98 ©UCB 44









L

Pipeline spee	dup =	$\frac{Pipeline depth}{1 + Branch frequency \times Branch penalty}$			
Scheduling scheme	Branch benalty	CPI	speedup v. unpipelined	speedup v. stall	
Stall pipeline	3	1.42	3.5	1.0	
Predict taken	1	1.14	4.4	1.26	
Predict not take	n 1	1.09	4.5	1.29	
Delayed branch	0.5	1.07	4.6	1.31	
• ···· · ·				05% - k DO	

