

Instructions:





Design Principle:	simplicity favors regularity. Why?
Of course this com	plicates some things
C code:	A = B + C + D;
	$\mathbf{E} = \mathbf{F} - \mathbf{A};$
MIPS code:	add \$t0, \$s1, \$s2
	add \$s0, \$t0, \$s3
	sub \$s4, \$s5, \$s0
Operands must be	registers, only 32 registers provided
Design Principle:	smaller is faster Why?

Registers vs. Memory

- Arithmetic instructions operands must be registers, — only 32 registers provided
- Compiler associates variables with registers
- · What about programs with lots of variables







C code:	A[8] = h + A[8];
MIPS code:	lw \$t0, 32(\$s3) add \$t0, \$s2, \$t0 sw \$t0, 32(\$s3)
Store word has des	tination last
Remember arithme	tic operands are registers, not memory!





Machine Language Instructions, like registers and words of data, are also 32 bits long Example: add \$t0, \$s1, \$s2 registers have numbers, \$t0=9, \$s1=17, \$s2=18 Instruction Format: 000000 10001 10010 01000 00000 100000 op rs rt rd shamt funct Can you guess what the field names stand for?







Control		
 MIPS unconditional branch in j label Example: 	nstructions:	
if (i!=j) h=i+j; else h=i-j;	beq \$s4, \$s5, Labl add \$s3, \$s4, \$s5 j Lab2 Lab1: sub \$s3, \$s4, Lab2:	\$s5
• Can you build a simple for loop?		
		15

o f	ar:			
<u>In</u>	struction		Meaning	9
ad si si bi bi j	dd \$s1,\$ ub \$s1,\$ w \$s1,10 w \$s1,10 ne \$s4,\$ eq \$s4,\$ Label	s2,\$s3 s2,\$s3 0(\$s2) 0(\$s2) s5,L s5,L	<pre>\$s1 = i \$s1 = i \$s1 = i Memory Next i: Next i:</pre>	\$s2 + \$s3 \$s2 - \$s3 Memory[\$s2+100] [\$s2+100] = \$s1 nstr. is at Label if \$s4 ° \$s5 nstr. is at Label if \$s4 = \$s5 nstr. is at Label
F	ormats:			
R	op	rs	rt	rd shamt funct
I	op	rs	rt	16 bit address
	qo		26 b	it address

Control Flow We have: beq, bne, what about Branch-if-less-than? New instruction if \$s1 < \$s2 then \$t0 = 1\$ \$t \$t0, \$s1, \$s2 else \$t0 = 0\$ Can use this instruction to build "blt \$s1, \$s2, Label" - can now build general control structures Note that the assembler needs a register to do this, - there are policy of use conventions for registers

Policy of Use Conventions

Name	Register number	Usage
\$zero	0	the constant value 0
\$v0-\$v1	2-3	values for results and expression evaluation
\$a0-\$a3	4-7	arguments
\$t0-\$t7	8-15	temporaries
\$s0-\$s7	16-23	saved
\$t8-\$t9	24-25	more temporaries
\$gp	28	global pointer
\$sp	29	stack pointer
\$fp	30	frame pointer
\$ra	31	return address



20



- Assembly provides convenient symbolic representation
 - much easier than writing down numbers
 - e.g., destination first
- · Machine language is the underlying reality
 - e.g., destination is no longer first
- · Assembly can provide 'pseudoinstructions'
 - e.g., "move \$t0, \$t1" exists only in Assembly
 - would be implemented using "add \$t0,\$t1,\$zero"
- · When considering performance you should count real instructions

Other Issues

- Things we are not going to cover support for procedures linkers, loaders, memory layout stacks, frames, recursion manipulating strings and pointers interrupts and exceptions system calls and conventions
- Some of these we'll talk about later
- We've focused on architectural issues
 - basics of MIPS assembly language and machine code
 - we'll build a processor to execute these instructions.









1. Immediate addressing op rs rt

op rs rt



27

To summarize:

					MIPS operands					
Name	Example			Comments						
	\$s0-\$s7, \$t0-\$t9, \$zero,		Fast locations f	Fast locations for data. In MIPS, data must be in registers to perform						
32 registers	\$a0-\$a3, \$v0-\$v1, \$gp,		arithmetic. MIPS register \$zero always equals 0. Register \$at is							
	Sip, Ssp, Sra, Sat		reserved for the assembler to handle large constants.							
Memory[0],			Accessed only by data transfer instructions. MIPS uses byte addresses, so							
2 ³⁰ memory Memory[4],,		sequential word		ds differ by 4. Memory holds data structures, such as arrays,						
words	Memory[4294967292]		and spilled registers, such as those saved on procedure calls.							
			MIPS assem	bly language						
Category	Instruction	Example		Meaning	Comments					
	add	add \$s1,	\$52, \$53	\$s1 = \$s2 + \$s3	Three operands: data in registers					
Arithmotic	subtract	sub Ssl.	\$s2, \$s3	\$s1 = \$s2 - \$s3	Three onerande: data in registere					
, and an accurate	bababac				mice operands, data integraters					
	add immediate	addi \$s1, \$s2, 100		\$s1 = \$s2 + 100	Lised to add constants					
Data transfer	load word	lw \$51, 100(\$52)		\$s1 = Memory(\$s2 + 100	Word from memory to register					
	store word	sw \$s1, 100(\$s2)		Memory[\$52 + 100] = \$s1	Word from register to memory					
	load byte	lb \$51,	100(\$52)	<pre>\$s1 = Memoryf\$s2 + 100</pre>	Byte from memory to register					
	store byte	sb \$s1, 100(\$s2)		Memory[\$=2 + 100] = \$s1	Byte from register to memory					
	load upper immediate	lui \$sl,	100	Se1 = 100 * 2 ¹⁶	Loads constant in upper 16 bits					
				001 - 100 2						
	branch on equal	beq \$sl,	\$s2, 25	if (\$s1 == \$s2) go to	Equal test; PC-relative branch					
				PC + 4 + 100						
	branch on not equal	bne \$sl.	\$52, 25	if (\$s1 != \$s2) on to	Not equal text: PC-relative					
	branch on not equal	,		PC + 4 + 100	nor equal test, i orenance					
Conditional	and an loss than	#1+ S#1	S#2 S#3	W/Co2 / Co2 Co1 - 4.	Commentation through the base					
DIANCI	set on less than	JTC 451,	4921 493	n (var. 5, var.) var. = 1; else Ss1 = 0	Compare less than; for beq, bne					
	and loss these	elti Sel	S#2 100	M(C-2 x 100) C-1 - 4						
	set less than	SICI 951	., 052, 100	f(ssz < 100) Ss1 = 1; slop Ss1 = 0	Compare less than constant					
	minicanate									
	jump	j 2500)	go to 10000	Jump to target address					
Uncondi-	jump register	jr Şra		go to \$ra	For switch, procedure return					
tional iump	jump and link	jai 2500	1	Sra = PC + 4; go to 10000	For procedure call					



PowerPC

· Indexed addressing

- example: lw \$t1,\$a0+\$s3 #\$t1=Memory[\$a0+\$s3]
- What do we have to do in MIPS?

· Update addressing

- update a register as part of load (for marching through arrays)
- example: lwu \$t0,4(\$s3) #\$t0=Memory[\$s3+4];\$s3=\$s3+4
- What do we have to do in MIPS?
- · Others:
 - load multiple/store multiple
 - a special counter register "bc Loop"

decrement counter, if not 0 goto loop

29

A dominant architecture: 80x86

- · See your textbook for a more detailed description
- Complexity:
 - Instructions from 1 to 17 bytes long
 - one operand must act as both a source and destination
 - one operand can come from memory
 - complex addressing modes
 - e.g., "base or scaled index with 8 or 32 bit displacement"
- Saving grace:
 - the most frequently used instructions are not too difficult to build
 - compilers avoid the portions of the architecture that are slow

"what the 80x86 lacks in style is made up in quantity, making it beautiful from the right perspective"

80x86

1978: The Intel 8086 is announced (16 bit architecture)
1980: The 8087 floating point coprocessor is added
1982: The 80286 increases address space to 24 bits, +instructions
1985: The 80386 extends to 32 bits, new addressing modes
1989-1995: The 80486, Pentium, Pentium Pro add a few instructions (mostly designed for higher performance)
1997: MMX is added
"This history illustrates the impact of the "golden handcuffs" of compatibility
"adding new features as someone might add clothing to a packed bag"
"an architecture that is difficult to explain and impossible to love"

Summary

- · Instruction complexity is only one variable
 - lower instruction count vs. higher CPI / lower clock rate
- Design Principles:
 - simplicity favors regularity
 - smaller is faster
 - good design demands compromise
 - make the common case fast
- Instruction set architecture
 - a very important abstraction indeed!