Principles of Computer Architecture
Miles Murdocca and Vincent Heuring

Appendix A: Digital Logic

# Chapter Contents

Some Definitions

- *Combinational logic:* a digital logic circuit in which logical decisions are made based only on combinations of the inputs. *e.g.* an adder.

- *Sequential logic:* a circuit in which decisions are made based on combinations of the current inputs as well as the past history of inputs. *e.g.* a memory unit.

- *Finite state machine:* a circuit which has an internal state, and whose outputs are functions of both current inputs and its internal state. *e.g.* a vending machine controller.

The Combinational Logic Unit

- **Translates a set of inputs into a set of outputs according to one or more mapping functions.**

- **Inputs and outputs for a CLU normally have two distinct (binary) values: high and low, 1 and 0, 0 and 1, or 5 V and 0 V for example.**

- **The outputs of a CLU are strictly functions of the inputs, and the outputs are updated immediately after the inputs change. A set of inputs $i_0 - i_n$ are presented to the CLU, which produces a set of outputs according to mapping functions $f_0 - f_m$.**

$$i_0 \longrightarrow \boxed{\begin{array}{c} \text{Combinational} \\ \text{logic unit} \end{array}} \longrightarrow f_0(i_0, i_1)$$

$i_0 \longrightarrow$

$i_1 \longrightarrow$

$\vdots$

$i_n \longrightarrow$

Combinational logic unit

$\longrightarrow f_0(i_0, i_1)$

$\longrightarrow f_1(i_1, i_3, i_4)$

$\vdots$

$\longrightarrow f_m(i_9, i_n)$

A Truth Table

- **Developed in 1854 by George Boole.**

- **Further developed by Claude Shannon (Bell Labs).**

- **Outputs are computed for all possible input combinations (how many input combinations are there?)**

- **Consider a room with two light switches. How must they work?**

GND

"Hot"

Light Z

Switch A

Switch B

Inputs		Output
A	B	Z
0	0	0
0	1	1
1	0	1
1	1	0

Alternate Assignment of Outputs to Switch Settings

- **We can make the assignment of output values to input combinations any way that we want to achieve the desired input-output behavior.**

Inputs		Output
A	B	Z
0	0	1
0	1	0
1	0	0
1	1	1

Truth Tables Showing All Possible Functions of Two Binary Variables

- **The more fre-quently used func-tions have names: AND, XOR, OR, NOR, XOR, and NAND. (Always use upper case spelling.)**

Inputs   Outputs

A	B	$False$	AND	$A\overline{B}$	A	$\overline{A}B$	B	XOR	OR
0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1

Inputs   Outputs

| A	B	NOR	$XNOR$	$\overline{B}$	$A+\overline{B}$	$\overline{A}$	$\overline{A}+B$	$NAND$	$True$
0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1

Logic Gates and Their Symbols

- **Logic symbols shown for AND, OR, buffer, and NOT Boolean functions.**

- **Note the use of the "inversion bubble."**

- **(Be careful about the "nose" of the gate when drawing AND vs. OR.)**

| A	B	F
0	0	0
0	1	0
1	0	0
1	1	1

A —
B —
$F = A\,B$

AND

A	B	F
0	0	0
0	1	1
1	0	1
1	1	1

A —
B —
$F = A + B$

OR

A	F
0	0
1	1

A — $F = A$

Buffer

| A	F
0	1
1	0

A — $F = \overline{A}$

NOT (Inverter)

Logic Gates and their Symbols (cont')

| A	B	F
0	0	1
0	1	1
1	0	1
1	1	0

A
B — $F = \overline{A\,B}$

NAND

A	B	F
0	0	1
0	1	0
1	0	0
1	1	0

A
B — $F = \overline{A + B}$

NOR

A	B	F
0	0	0
0	1	1
1	0	1
1	1	0

A
B — $F = A \oplus B$

Exclusive-OR (XOR)

A	B	F
0	0	1
0	1	0
1	0	0
1	1	1

A
B — $F = A \odot B$

Exclusive-NOR (XNOR)

© 1999 M. Murdocca and V. Heuring

Variations of Logic Gate Symbols

$$F = ABC$$

(a)

$$F = \overline{\overline{A} + \overline{B}}$$

(b)

$$\overline{A + B}$$

$$A + B$$

(c)

(a) 3 inputs   **(b) A Negated input**   **(c) Complementary outputs**

# Transistor Operation of Inverter


(a) Inverter showing power terminals; (b) transistor symbol; (c) transistor configured as an inverter; (d) inverter transfer function.

Principles of Computer Architecture by M. Murdocca and V. Heuring   © 1999 M. Murdocca and V. Heuring

Assignments of 0 and 1 to Voltages

+5 V

Logical 1

2.4 V

Forbidden Range

0.4 V

Logical 0

0 V

(a)

+5 V

Logical 1

2.0 V

Forbidden Range

0.8 V

Logical 0

0 V

(b)

# Transistor Operation of Logic Gates

(a) NAND; (b) NOR

(a)

(b)

Tri-State Buffers

- **Outputs can be 0, 1, or "electrically disconnected."**

C	A	F
0	0	ϕ
0	1	ϕ
1	0	0
1	1	1

A ——▷—— $F = A\,C$
or
C ————
$F = \phi$

Tri-state buffer

C	A	F
0	0	0
0	1	1
1	0	ϕ
1	1	ϕ

A ——▷○—— $F = A\,\overline{C}$
or
C ————
$F = \phi$

Tri-state buffer, inverted control

Properties of Boolean Algebra

- **Principle of duality: The dual of a Boolean function is obtained by replacing AND with OR and OR with AND, 1s with 0s, and 0s with 1s.**

|	Relationship	Dual	Property
Postulates	$A\,B = B\,A$	$A + B = B + A$	Commutative
	$A\,(B + C) = A\,B + A\,C$	$A + B\,C = (A + B)\,(A + C)$	Distributive
	$1\,A = A$	$0 + A = A$	Identity
	$A\,\overline{A} = 0$	$A + \overline{A} = 1$	Complement
Theorems	$0\,A = 0$	$1 + A = 1$	Zero and one theorems
	$A\,A = A$	$A + A = A$	Idempotence
	$A\,(B\,C) = (A\,B)\,C$	$A + (B + C) = (A + B) + C$	Associative
	$\overline{\overline{A}} = A$		Involution
	$\overline{A\,B} = \overline{A} + \overline{B}$	$\overline{A + B} = \overline{A}\,\overline{B}$	DeMorgan's Theorem
	$AB + \overline{A}C + BC$ $= AB + \overline{A}C$	$(A + B)(\overline{A} + C)(B + C)$ $= (A + B)(\overline{A} + C)$	Consensus Theorem
	$A\,(A + B) = A$	$A + A\,B = A$	Absorption Theorem

DeMorgan's Theorem

A B	$\overline{A\,B} = \overline{A} + \overline{B}$	$\overline{A + B} = \overline{A}\,\overline{B}$
0 0	1 1	1 1
0 1	1 1	0 0
1 0	1 1	0 0
1 1	0 0	0 0

DeMorgan's theorem: $A + B = \overline{\overline{A + B}} = \overline{\overline{A}\,\overline{B}}$

A
B $\quad F = A + B \quad \equiv \quad$ A
B $\quad F = \overline{\overline{A}\,\overline{B}}$

All-NAND Implementation of OR

- **NAND alone implements all other Boolean logic gates.**

$$A \quad B \quad A + B \quad \equiv \quad A \quad B \quad A + B$$

Sum-of-Products Form: The Majority Function

- **The SOP form for the 3-input majority function is:**

$$M = \overline{A}BC + A\overline{B}C + AB\overline{C} + ABC = m3 + m5 + m6 + m7 = \Sigma (3, 5, 6, 7).$$

- **Each of the 2^n terms are called *minterms*, ranging from 0 to $2^n - 1$.**
- **Note relationship between minterm number and boolean value.**

| Minterm Index	A	B	C	F
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	1

0-side   1-side

A balance tips to the left or right depending on whether there are more 0's or 1's.

AND-OR Implementation of Majority

- **Gate count is 8, gate input count is 19.**

# **Notation Used at Circuit Intersections**

Connection

No connection

Connection

No connection

OR-AND Implementation of Majority

A B C

$A + B + C$

$A + B + \overline{C}$

F

$A + \overline{B} + C$

$\overline{A} + B + C$

Positive/Negative Logic Assignments

- **Positive logic: logic 1 is represented by high voltage; logic 0 is represented by low voltage.**

- **Negative logic: logic 0 is represented by high voltage; logic 1 is represented by low voltage.**

Gate Logic: Positive vs. Negative Logic

Normal Convention: Postive Logic/Active High
   **Low Voltage = 0; High Voltage = 1**

**Alternative Convention sometimes used: Negative Logic/Active Low**

A	B	F
low	low	low
low	high	low
high	low	low
high	high	high

Voltage Truth Table

A	B	F
0	0	0
0	1	0
1	0	0
1	1	1

Positive Logic

A	B	F
1	1	1
1	0	1
0	1	1
0	0	0

Negative Logic

**Behavior in terms
of Electrical Levels**

Two Alternative Interpretations
Positive Logic AND
Negative Logic OR

Dual Operations

Positive/Negative Logic Assignments (Cont')

Voltage Levels

A	B	F
low	low	low
low	high	low
high	low	low
high	high	high

Positive Logic Levels

A	B	F
0	0	0
0	1	0
1	0	0
1	1	1

Negative Logic Levels

| A	B	F
1	1	1
1	0	1
0	1	1
0	0	0

A —— Physical AND gate —— F
B ——

A —— $F = A\,B$
B ——

A —— $F = A + B$
B ——

Voltage Levels

| A	B	F
low	low	high
low	high	high
high	low	high
high	high	low

Positive Logic Levels

A	B	F
0	0	1
0	1	1
1	0	1
1	1	0

Negative Logic Levels

| A	B	F
1	1	0
1	0	0
0	1	0
0	0	1

A —— Physical NAND gate —— F
B ——

A —— $F = \overline{A\,B}$
B ——

A —— $F = \overline{A + B}$
B ——

Bubble Matching

Positive logic x_0

Positive logic x_1

Positive Logic

(a)

Negative logic x_0

Negative logic x_1

Negative Logic

(b)

Negative logic x_0

Negative logic x_1

Negative Logic

Bubble mismatch

(c)

x_0 Bubble match

Negative logic

Negative Logic

Negative logic

x_1 Bubble match

(d)

Example Data Sheet

- **Simplified data sheet for 7400 NAND gate, adapted from *Texas Instruments TTL Databook* [Texas Instruments, 1988]**

SN7400 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

description

These devices contain four independent 2-input NAND gates.

schematic (each gate)

function table (each gate)

INPUTS		OUTPUT
A	**B**	**Y**
H	H	L
L	X	H
X	L	H

package (top view)

absolute maximum ratings

Supply voltage, VCC	7 V
Input voltage:	5.5 V
Operating free-air temperature range:	0 ˚C to 70 ˚C
Storage temperature range	– 65 ˚C to 150 ˚C

logic diagram (positive logic)

$Y = \overline{A \, B}$

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.75	5	5.25	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
I_{OH}	High-level output current			– 0.4	mA
I_{OL}	Low-level output current			16	mA
T_A	Operating free-air temperature	0		70	˚C

electrical characteristics over recommended operating free-air temperature range

|		MIN	TYP	MAX	UNIT
V_{OH}	V_{CC} = MIN, V_{IL} = 0.8 V, I_{OH} = – 0.4 mA	2.4	3.4		V
V_{OL}	V_{CC} = MIN, V_{IH} = 2 V, I_{OL} = 16 mA		0.2	0.4	V
I_{IH}	V_{CC} = MAX, V_I = 2.4 V			40	µA
I_{IL}	V_{CC} = MAX, V_I = 0.4 V			– 1.6	mA
I_{CCH}	V_{CC} = MAX, V_I = 0 V		4	8	mA
I_{CCL}	V_{CC} = MAX, V_I = 4.5 V		12	22	mA

switching characteristics, V_{CC} = 5 V, T_A = 25˚ C

PARAMETER	FROM (input)	TO (output)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	A or B	Y	R_L = 400 Ω C_L = 15 pF		11	22	ns
t_{PHL}					7	15	ns

Digital Components

- **High level digital circuit designs are normally created using collections of logic gates referred to as *components*, rather than using individual logic gates.**

- **Levels of integration (numbers of gates) in an integrated circuit (IC) can roughly be considered as:**
    - **Small scale integration (SSI): 10-100 gates.**
    - **Medium scale integration (MSI): 100 to 1000 gates.**
    - **Large scale integration (LSI): 1000-10,000 logic gates.**
    - **Very large scale integration (VLSI): 10,000-upward logic gates.**
    - **These levels are approximate, but the distinctions are useful in comparing the relative complexity of circuits.**

Multiplexer

A	B	F
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3

$$F = \overline{A}\,\overline{B}\,D_0 + \overline{A}\,B\,D_1 + A\,\overline{B}\,D_2 + A\,B\,D_3$$

AND-OR Implementation of MUX

MUX Implementation of Majority

- **Principle: Use the 3 MUX control inputs to select (one at a time) the 8 data inputs.**

A	B	C	M
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

```
0 ──── 000
0 ──── 001
0 ──── 010
1 ──── 011
0 ──── 100          F
1 ──── 101
1 ──── 110
1 ──── 111

        A B C
```

4-to-1 MUX Implements 3-Var Function

- **Principle: Use the A and B inputs to select a pair of minterms. The value applied to the MUX data input is selected from {0, 1, C, $\overline{C}$} to achieve the desired behavior of the minterm pair.**

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

0

1

C

$\overline{C}$

0 — 00

1 — 01

C — 10

$\overline{C}$ — 11

F

A B

Demultiplexer

| D	A	B	F_0	F_1	F_2	F_3
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	0
0	1	1	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

$$F_0 = D \overline{A} \overline{B} \qquad F_2 = D A \overline{B}$$

$$F_1 = D \overline{A} B \qquad F_3 = D A B$$

Gate-Level Implementation of DEMUX

Decoder

A	B			

Inputs:
- A
- B
- Enable

Outputs:
- 00 — D_0
- 01 — D_1
- 10 — D_2
- 11 — D_3

Enable $= 1$	
A B	D_0 D_1 D_2 D_3
0 0	1 0 0 0
0 1	0 1 0 0
1 0	0 0 1 0
1 1	0 0 0 1

| Enable $= 0$	
A B	D_0 D_1 D_2 D_3
0 0	0 0 0 0
0 1	0 0 0 0
1 0	0 0 0 0
1 1	0 0 0 0

$D_0 = \overline{A}\,\overline{B}$ $D_1 = \overline{A}\,B$ $D_2 = A\,\overline{B}$ $D_3 = A\,B$

Gate-Level Implementation of Decoder

D_0

D_1

A

B

D_2

D_3

Enable

Decoder Implementation of Majority Function

- **Note that the en-able input is not always present. We use it when discussing de-coders for memory.**

Priority Encoder

- **An encoder translates a set of inputs into a binary encoding.**
- **Can be thought of as the converse of a decoder.**
- **A priority encoder imposes an order on the inputs.**
- **A_i has a higher priority than A_{i+1}**

A_0	A_1	A_2	A_3	F_0	F_1
0	0	0	0	0	0
0	0	0	1	1	1
0	0	1	0	1	0
0	0	1	1	1	0
0	1	0	0	0	1
0	1	0	1	0	1
0	1	1	0	0	1
0	1	1	1	0	1
1	0	0	0	0	0
1	0	0	1	0	0
1	0	1	0	0	0
1	0	1	1	0	0
1	1	0	0	0	0
1	1	0	1	0	0
1	1	1	0	0	0
1	1	1	1	0	0

A_0 — 00
A_1 — 01 — F_0
A_2 — 10 — F_1
A_3 — 11

$$F_0 = \overline{A_0}\,\overline{A_1}\,A_3 + \overline{A_0}\,\overline{A_1}\,A_2$$
$$F_1 = \overline{A_0}\,\overline{A_2}\,A_3 + \overline{A_0}\,A_1$$

# AND-OR Implementation of Priority Encoder

Programmable Logic Array

- **A PLA is a customizable AND matrix followed by a customizable OR matrix.**

- **Black box view of PLA:**

**Simplified Representation of PLA Implementation of Majority Function**

Example: Ripple-Carry Addition

Carry In   →   0   0   0   0   1   1   1   1

Operand A   →   0   0   1   1   0   0   1   1

Operand B   →   + 0   + 1   + 0   + 1   + 0   + 1   + 0   + 1

                ____   ____   ____   ____   ____   ____   ____   ____

                 0 0   0 1   0 1   1 0   0 1   1 0   1 0   1 1

Carry Sum
Out

Example:

Carry   1 0 0 0

Operand A   0 1 0 0

Operand B + 0 1 1 0
           _____
Sum   1 0 1 0

Full Adder

A_i B_i C_i	S_i C_{i+1}
0 0 0	0 0
0 0 1	1 0
0 1 0	1 0
0 1 1	0 1
1 0 0	1 0
1 0 1	0 1
1 1 0	0 1
1 1 1	1 1

$B_i A_i$

C_i

Full
adder

C_{i+1}

S_i

Four-Bit Ripple-Carry Adder

- **Four full adders connected in a ripple-carry chain form a four-bit ripple-carry adder.**

PLA Realization
of Full Adder

A *B* *C_{in}*

Sum *C_{out}*

Sequential Logic

- **The combinational logic circuits we have been studying so far have no memory. The outputs always follow the inputs.**

- **There is a need for circuits with memory, which behave differently depending upon their previous state.**

- **An example is a vending machine, which must remember how many and what kinds of coins have been inserted. The machine should behave according to not only the current coin inserted, but also upon how many and what kinds of coins have been inserted previously.**

- **These are referred to as *finite state machines*, because they can have at most a finite number of states.**

Classical Model of a Finite State Machine

- **An FSM is com-posed of a com-binational logic unit and delay elements (called *flip-flops*) in a feedback path, which maintains state informa-tion.**

Inputs i_o ⋮ i_k → Combinational logic unit → f_o ⋮ f_m Outputs

State bits

$Q_0 D_0$ s_0

⋮

$Q_n D_n$ s_n

Synchronization signal

Delay elements (one per state bit)

NOR Gate with Lumped Delay

Timing Behavior

- **The delay between input and output (which is lumped at the output for the purpose of analysis) is at the basis of the functioning of an important memory element, the *flip-flop*.**

S-R Flip-Flop

- **The S-R flip-flop is an active high (positive logic) device.**

Q_t S_t R_t	Q_{i+1}
0 0 0	0
0 0 1	0
0 1 0	1
0 1 1	(disallowed)
1 0 0	1
1 0 1	0
1 1 0	1
1 1 1	(disallowed)

Timing Behavior

NAND Implementation of S-R Flip-Flop

A Hazard

Timing Behavior

• **It is desirable to be able to "turn off" the flip-flop so it does not respond to such hazards.**

A Clock Waveform: The Clock Paces the System

Cycle time = 25ns

- **In a positive logic system, the "action" happens when the clock is high, or positive. The low part of the clock cycle allows propagation between subcircuits, so their inputs settle at the correct value when the clock next goes high.**

Scientific Prefixes

- **For computer memory, 1K = 2^{10} = 1024. For everything else, like clock speeds, 1K = 1000, and likewise for 1M, 1G, *etc.***

Prefix	Abbrev.	Quantity	Prefix	Abbrev.	Quantity
milli	m	10^{-3}	Kilo	K	10^{3}
micro	μ	10^{-6}	Mega	M	10^{6}
nano	n	10^{-9}	Giga	G	10^{9}
pico	p	10^{-12}	Tera	T	10^{12}
femto	f	10^{-15}	Peta	P	10^{15}
atto	a	10^{-18}	Exa	E	10^{18}

Clocked S-R Flip-Flop

Timing Behavior

• **The clock signal, CLK, enables the S and R inputs to the flip-flop.**

Clocked D Flip-Flop

- **The clocked D flip-flop, sometimes called a *latch*, has a potential problem: If D changes while the clock is high, the output will also change. The *Master-Slave* flip-flop (next slide) addresses this problem.**

D

CLK

Circuit

$\overline{Q}$

Q

Symbol

D	Q
C	$\overline{Q}$

D

CLK

Q

$\overline{Q}$

$\Delta\tau$ $\Delta\tau$

$2\Delta\tau$ $2\Delta\tau$

Timing Behavior

Master-Slave Flip-Flop

- **The rising edge of the clock loads new data into the master, while the slave continues to hold previous data. The falling edge of the clock loads the new master data into the slave.**

Master   Slave

D — $D\ Q_M$ — $D\ \overline{Q}_S$

Circuit

CLK — C — $C\ \overline{Q}_S$

Symbol

$D\quad Q$

$\overline{Q}$

D

CLK

Q_M

Q_S

$\overline{Q}_S$

$\rightarrow$ $\leftarrow\Delta\tau$ $\rightarrow$ $\leftarrow\Delta\tau$

$3\Delta\tau$ $\quad 2\Delta\tau$ $\quad 2\Delta\tau$ $\quad 2\Delta\tau$

Timing Behavior

Clocked J-K Flip-Flop

- **The J-K flip-flop eliminates the disallowed S=R=1 problem of the S-R flip-flop, because Q enables J while Q' disables K, and vice-versa.**

- **However, there is still a problem. If J goes momentarily to 1 and then back to 0 while the flip-flop is active and in the reset state, the flip-flop will "catch" the 1. This is referred to as "1's catching."**

- **The J-K Master-Slave flip-flop (next slide) addresses this problem.**

Circuit   Symbol

Master-Slave J-K Flip-Flop

Circuit

Symbol

Clocked T Flip-Flop

- **The presence of a constant 1 at J and K means that the flip-flop will change its state from 0 to 1 or 1 to 0 each time it is clocked by the T (Toggle) input.**

Circuit   Symbol

Negative Edge-Triggered D Flip-Flop

- **When the clock is high, the two input latches output 0, so the Main latch re-mains in its previous state, regardless of changes in D.**

- **When the clock goes high-to-low, values in the two input latches will affect the state of the Main latch.**

- **While the clock is low, D cannot affect the Main latch.**

Stores $\overline{D}$

R

Q

CLK

$\overline{Q}$

S

Main latch

D

Stores D

Example: Modulo-4 Counter

- **Counter has a clock input (CLK) and a RESET input.**

- **Counter has two output lines, which take on values of 00, 01, 10, and 11 on subsequent clock cycles.**

Time (t) 4 3 2 1 0

0 0 0 0 1 ⟶ RESET

3-bit
Synchronous
Counter

q_0 ⟶ 0 1 1 0 0

q_1 ⟶ 0 1 0 1 0

s_0

s_1

4 3 2 1 0 Time (t)

D Q

s_0

$\overline{Q}$

D Q

s_1

$\overline{Q}$

CLK ⟶

Output 00
state

Output 01
state

RESET

$1/00$

q_1q_0

A

$0/01$

$1/00$

B

State Transition Diagram for Mod-4 Counter

$1/00$

$0/10$

$0/00$
$1/00$

C

$0/11$

D

Output 10
state

Output 11
state

State Table for Mod-4 Counter

Input / Present state	RESET	
	0	1
A	B/01	A/00
B	C/10	A/00
C	D/11	A/00
D	A/00	A/00

Next state   Output

State Assignment for Mod-4 Counter

Present state (S_t) \ Input	RESET	
	0	1
A:00	01/01	00/00
B:01	10/10	00/00
C:10	11/11	00/00
D:11	00/00	00/00

Truth Table for Mod-4 Counter

$RESET$ $r(t)$	$s_1(t)$	$s_0(t)$	$s_1s_0(t+1)$	$q_1q_0(t+1)$
0	0	0	01	01
0	0	1	10	10
0	1	0	11	11
0	1	1	00	00
1	0	0	00	00
1	0	1	00	00
1	1	0	00	00
1	1	1	00	00

$$s_0(t+1) = \overline{r(t)}\,\overline{s_1(t)}\,\overline{s_0(t)} + \overline{r(t)}s_1(t)\overline{s_0(t)}$$

$$s_1(t+1) = \overline{r(t)}\,\overline{s_1(t)}s_0(t) + \overline{r(t)}s_1(t)\overline{s_0(t)}$$

$$q_0(t+1) = \overline{r(t)}\,\overline{s_1(t)}\,\overline{s_0(t)} + \overline{r(t)}s_1(t)\overline{s_0(t)}$$

$$q_1(t+1) = \overline{r(t)}\,\overline{s_1(t)}s_0(t) + \overline{r(t)}s_1(t)\overline{s_0(t)}$$

Logic Design for Mod-4 Counter

Example: A Sequence Detector

- **Example: Design a machine that outputs a 1 when exactly two of the last three inputs are 1.**

- **_e.g._ input sequence of   011011100 produces an output sequence of 001111010.**

- **Assume input is a 1-bit serial line.**

- **Use D flip-flops and 8-to-1 Multiplexers.**

- **Start by constructing a state transition diagram (next slide).**

Sequence Detector State Transition Diagram

- **Design a machine that outputs a 1 when ex-actly two of the last three inputs are 1.**

Sequence Detector State Table

Input Present state	X	
	0	1
A	$B/0$	$C/0$
B	$D/0$	$E/0$
C	$F/0$	$G/0$
D	$D/0$	$E/0$
E	$F/0$	$G/1$
F	$D/0$	$E/1$
G	$F/1$	$G/0$

Sequence Detector State Assignment

Input and state at time t | Next state and output at time $t+1$

s_2 s_1 s_0 x	s_2 s_1 s_0 z
0 0 0 0	0 0 1 0
0 0 0 1	0 1 0 0
0 0 1 0	0 1 1 0
0 0 1 1	1 0 0 0
0 1 0 0	1 0 1 0
0 1 0 1	1 1 0 0
0 1 1 0	0 1 1 0
0 1 1 1	1 0 0 0
1 0 0 0	1 0 1 0
1 0 0 1	1 1 0 1
1 0 1 0	0 1 1 0
1 0 1 1	1 0 0 1
1 1 0 0	1 0 1 1
1 1 0 1	1 1 0 0
1 1 1 0	d d d d
1 1 1 1	d d d d

|	Input	X	
Present state		0	1
	$s_2 s_1 s_0$	$s_2 s_1 s_0 Z$	$s_2 s_1 s_0 Z$
$A:$	000	001/0	010/0
$B:$	001	011/0	100/0
$C:$	010	101/0	110/0
$D:$	011	011/0	100/0
$E:$	100	101/0	110/1
$F:$	101	011/0	100/1
$G:$	110	101/1	110/0

(a)

(b)

Sequence Detector Logic Diagram

|							
0	000						

Example: A Vending Machine Controller

- **Example: Design a finite state machine for a vending machine controller that accepts nickels (5 cents each), dimes (10 cents each), and quarters (25 cents each). When the value of the money inserted equals or exceeds twenty cents, the machine vends the item and returns change if any, and waits for next transaction.**

- **Implement with PLA and D flip-flops.**

Vending Machine State Transition Diagram

$1/0$ = Dispense/Do not dispense merchandise

A dime is inserted

$1/0$ = Return/Do not return a nickel in change

$1/0$ = Return/Do not return a dime in change

Q/110

N/100   D/110

N/000

A 0 ¢   Q/101   *B* 5 ¢   D/000   *D* 15 ¢

Q/111

N/000

D/000   N/000

Q/111

D/100

C 10 ¢

N = Nickel
D = Dime
Q = Quarter

Vending Machine State Table and State Assignment

Input P.S.	N 00	D 01	Q 10
A	B/000	C/000	A/110
B	C/000	D/000	A/101
C	D/000	A/100	A/111
D	A/100	A/110	B/111

(a)

| Input P.S.	N x_1x_0 00	D x_1x_0 01	Q x_1x_0 10
s_1s_0		$s_1s_0 \, / \, z_2z_1z_0$	
A:00	01/000	10/000	00/110
B:01	10/000	11/000	00/101
C:10	11/000	00/100	00/111
D:11	00/100	00/110	01/111

(b)

PLA Vending Machine Controller

(a)

Present state, Coin → Next state, Dispense, Return nickel, Return dime

| Base 10 equivalent	s_1	s_0	x_1	x_0	s_1	s_0	z_2	z_1	z_0
0	0	0	0	0	0	1	0	0	0
1	0	0	0	1	1	0	0	0	0
2	0	0	1	0	0	0	1	1	0
3	0	0	1	1	d	d	d	d	d
4	0	1	0	0	1	0	0	0	0
5	0	1	0	1	1	1	0	0	0
6	0	1	1	0	0	0	1	0	1
7	0	1	1	1	d	d	d	d	d
8	1	0	0	0	1	1	0	0	0
9	1	0	0	1	0	0	1	0	0
10	1	0	1	0	0	0	1	1	1
11	1	0	1	1	d	d	d	d	d
12	1	1	0	0	0	0	1	0	0
13	1	1	0	1	0	0	1	1	0
14	1	1	1	0	0	1	1	1	1
15	1	1	1	1	d	d	d	d	d

(b)

(c)

Moore Counter

- **Mealy Model: Outputs are functions of Inputs and Present State.**

- **Previous FSM designs were Mealy Machines, in which next state was computed from present state and inputs.**

- **Moore Model: Outputs are functions of Present State only.**

Four-Bit Register

- **Makes use of tri-state buffers so that multiple registers can gang their outputs to common output lines.**

# Left-Right Shift Register with Parallel Read and Write

Control c_1 c_0	Function
0 0	No change
0 1	Shift left
1 0	Shift right
1 1	Parallel load

Principles of Computer Architecture by M. Murdocca and V. Heuring   © 1999 M. Murdocca and V. Heuring

Modulo-8 Counter

• **Note the use of the T flip-flops, implemented as J-K's. They are used to toggle the input of the next flip-flop when its output is 1.**

Q_2 Q_1 Q_0

ENABLE

MOD(8) COUNTER

RESET

Q_2 Q_1 Q_0

CLK

Q_0

Q_1

Q_2

Timing Behavior