REGISTER ALLOCATION USING CIRCULAR FIFOs

Imed Eddine Bennour  El Mostapha Aboulhamid

Département d’Informatique et Recherche Opérationnelle
Université de Montréal
CP 6128 Centre Ville, Montréal, H3C-3J7, QC, CANADA
{aboulham,bennour}@iro.umontreal.ca

ABSTRACT

In this paper, we study the memory allocation problem in data path synthesis. We propose a register organization called circular FIFO as an alternative to register file organization. In comparison with register file organization, FIFO organization eliminates the overhead of address generation and decoding hardware. The memory allocation problem, based on the circular FIFO organization, has been solved efficiently using constraint logic and interval constraint programming.

1. INTRODUCTION

A common approach to high level synthesis involves data-flow graph scheduling, functional unit allocation, interconnection and memory allocation. Memory allocation maps constants and variables of a data-flow graph to storage elements (e.g., ROM, registers, register files). Both storage elements and their control part occupy a significant portion of the chip area. Therefore, it is important to minimize the number of storage elements and to organize them in such a way that control, address generation and decoding hardware are reduced. Conventional memory allocation approaches [1-3] can be classified into two categories. In the first category, variables are mapped to registers based on a lifetime analysis of variables. The lifetime interval of a variable is the time interval between its first value assignment and its last use. Multiple variables can share a same register if their lifetime intervals do not overlap with one another. Lifetime analysis approaches aim to minimize the number of registers but not the control hardware. In the second category, variables are mapped to registers which are then grouped into register files (or multiport memories) based on disjoint access time. Register file organization is profitable only if the number and the size of register files are small due to address generation and decoding hardware overhead. Recently, Aloqeely et al. [6] have proposed the use of sequencers as an alternative to register files. Queues and stacks are examples of sequencers. However, their approach has some limitations: first, except queues, sequencers are costly in implementation and, therefore, they cannot be used in a large number; second, the allocation method is suitable only for regular iterative applications where the access patterns of variables are highly regular and uniform, e.g., most variables have the same lifetime duration.

In this paper, we propose: (1) a register organization, called circular FIFO, as an alternative to separated register organization and register file organization, and as an extension of queues [6], (2) the use of the constraint logic programming and the relational interval paradigms to resolve the circular FIFO allocation problem. The circularity in the FIFO adds more flexibility to data access capability: it allows multi-access to a same data, and it removes the first-in first-out constraint between data, since a data item can be reinjected in the header once it reaches the tail. Separated register organization is a special case of the FIFO organization where each FIFO contains only one register. By grouping registers into FIFOs, we reduce the number of control signals. In the FIFO based architecture register files may still be used, but in a reduced number. To resolve the FIFO allocation problem, we used CLP-BNR [4], a constraint logic programming (CLP) language, based on Prolog augmented with relational interval arithmetic.

The organization of the paper is as follows. Section 2 defines the FIFO allocation problem. Section 3 presents an overview of the interval constraint paradigm, and a formulation of the FIFO allocation problem using interval constraints. Finally, experimental results are presented in section 4.

2. PROBLEM DEFINITION

A circular FIFO is defined by a set of shift registers \( R_0, R_1, \ldots, R_{M-1} \), where \( R_i \) is connected to \( R_{i+1} \), for \( i = 0, \ldots, M - 2 \), and \( R_{M-1} \) is connected to \( R_0 \). The leftmost register (\( R_0 \)) and the rightmost register (\( R_{M-1} \)) are called the header and the tail of the FIFO, respectively. Data enter the FIFO from the header and are visible only at the tail. A circular FIFO is controlled by three operations:

- **Insert** (\( v_i \)): The variable \( v_i \) is inserted at the tail of the FIFO.
- **Shift** : The content of the FIFO is shifted one position to the right.
- **No operation** : The content of the FIFO remains unchanged.

The following example illustrates the functioning of the circular FIFO.

<table>
<thead>
<tr>
<th>Control-steps</th>
<th>Control-sequence</th>
<th>FIFO size</th>
</tr>
</thead>
<tbody>
<tr>
<td>0. ( v_1 )</td>
<td>Insert(( v_1 ))</td>
<td>( v_1 )</td>
</tr>
<tr>
<td>1. ( v_2 )</td>
<td>No operation</td>
<td>( v_1 )</td>
</tr>
<tr>
<td>2. ( v_3 )</td>
<td>Insert(( v_2 ))</td>
<td>( v_1 ) ( v_2 )</td>
</tr>
<tr>
<td>3. ( v_4 )</td>
<td>Insert(( v_3 ))</td>
<td>( v_1 ) ( v_2 ) ( v_3 )</td>
</tr>
<tr>
<td>4. ( v_5 )</td>
<td>Shift</td>
<td>( v_2 ) ( v_3 ) ( v_4 )</td>
</tr>
<tr>
<td>5. ( v_6 )</td>
<td>Insert(( v_4 ))</td>
<td>( v_2 ) ( v_3 ) ( v_4 ) ( v_5 )</td>
</tr>
<tr>
<td>6. ( v_7 )</td>
<td>No operation</td>
<td>( v_2 ) ( v_3 ) ( v_4 ) ( v_5 )</td>
</tr>
<tr>
<td>7. ( v_8 )</td>
<td>Rotate</td>
<td>( v_2 ) ( v_3 ) ( v_4 ) ( v_5 ) ( v_6 )</td>
</tr>
<tr>
<td>8. ( v_9 )</td>
<td>Rotate</td>
<td>( v_2 ) ( v_3 ) ( v_4 ) ( v_5 ) ( v_6 ) ( v_7 )</td>
</tr>
<tr>
<td>9. ( v_{10} )</td>
<td>Shift</td>
<td>( v_3 ) ( v_4 ) ( v_5 ) ( v_6 ) ( v_7 )</td>
</tr>
<tr>
<td>10. ( v_{11} )</td>
<td>No operation</td>
<td>( v_3 ) ( v_4 ) ( v_5 ) ( v_6 ) ( v_7 )</td>
</tr>
<tr>
<td>11. ( v_{12} )</td>
<td>Shift</td>
<td>( v_3 ) ( v_4 ) ( v_5 ) ( v_6 ) ( v_7 )</td>
</tr>
</tbody>
</table>

\( \square \) : write-time
\( \triangledown \) : read-time
\( \bigcirc \) : last read-time

Figure 1. Illustration of the functioning of the circular FIFO
During a control-step, at most one control-operation can be performed on the FIFO. A variable $v_i$ is defined by its write-time and its read-time(s), fixed by the scheduling task.

$v_i$: (Write-time$_i$, Read-time$_{1i}$, Read-time$_{2i}$, ..., Read-time$_{ni}$)

$v_j$ should be inserted in a FIFO at Write-time$_{ji}$, and it should be available in the FIFO tail at each Read-time$_{ji}$, for $j = 1, ..., n_i$.

The lifetime interval of $v_i$ is equal to $[\text{Write-time}_i, \text{Read-time}_{ni}]$.

Figure 2 illustrates the functioning of the circular FIFO. The circularity in the FIFO allows multi-access to a same variable (e.g., $v_3$ enters the FIFO before $v_4$ and leaves after $v_4$). A control sequence of a circular FIFO is a sequence of control operations (insert, rotate, shift, no operation). A control sequence is valid for a set of variables if it guarantees that each variable in the set is inserted in the FIFO at its writing time, and it is available in the tail at its reading time(s). It may happen that, no valid control sequence exists for a set of variables, i.e., variables in this set cannot be mapped into a same FIFO.

Now we can define the two following problems:

- **The single-FIFO allocation problem:** Given a set of variables $V = \{v_i\}$, defined by their write-time and read-time(s), can these variables be mapped to a same circular FIFO? If they can, what is the minimum size of such a FIFO?

- **The multi-FIFO allocation problem:** Given a set of variables $V = \{v_i\}$, defined by their write-time and read-time(s), find a mapping from $V$ to circular FIFOs that optimizes the number of FIFOs and the total number of registers.

We suspect that the single-FIFO allocation problem is NP-complete. We solve it exactly using CLP and interval constraint paradigms. The multi-FIFO allocation problem is NP-hard. A heuristic approach is taken to resolve it. It is based on iterative resolutions of the single-FIFO allocation problem. The following steps summarize this heuristic (developed also using the same CLP environment):

1. The set of variables $V$ is divided into disjoint clusters (subsets) $C_i$ such that: (1) variables in the same cluster do not have neither the same writing-times nor the same reading-times, (2) if two variables $v_i$ and $v_j$ belong to a same cluster and the writing-time of $v_i$ is greater than the writing-time of $v_j$ then the reading-time of $v_i$ is greater than the reading-time of $v_j$, (3) in each cluster $C_i$, the maximum number of variables alive at the same time is smaller than or equal to the minimum life-time among all variables in $C_i$. These criteria increase the likelihood of mapping successfully all variables in a cluster to a same circular FIFO.

2. For each cluster, check if it can be mapped to a same circular FIFO using the exact resolution of the single-FIFO problem. If not, the variables causing the failure are removed from the current cluster and are redistributed on other clusters if possible. New clusters are added if necessary. This process is repeated until all the clusters are mapped to some feasible circular FIFOs.

3. The last step is to reduce the number of clusters, i.e., the number of circular FIFOs. Repetitively, we pick the cluster containing the minimum number of variables, then we try to redistribute all its variables on the other clusters. We check if a variable can be added into a cluster by solving the single-FIFO problem. This process is repeated until all the clusters are considered.

### 3. FORMULATION OF THE SINGLE-FIFO ALLOCATION PROBLEM USING INTERVAL CONSTRAINTS

#### 3.1 A brief overview of the interval constraint paradigm

The use of interval arithmetic [4] [5] allows reasoning about domains of variables rather than fixed values. An interval is a closed bounded set of numbers, it defines either a continuous range of real numbers laying between a lower and an upper bound or a discrete range of integer values laying between integer bounds. The two endpoints of an interval $X$ are denoted by $X$ and $X$. Thus, $X = [X, X]$. Two intervals are equal if their corresponding endpoints are equal. If $x$ is in the interval $X$, we write $x \in X$.

Operations on intervals can be either the basic arithmetic operations defined on the reals ($+,-,\cdot/, \text{min}, \text{sin}, \text{cos}$, etc.), or arithmetic relations (equality, inequality, inclusion, etc.). In the following, we give a semantic of some of these operations.

- **Arithmetic operations:**
  - $[X, X] + [Y, Y] = [X+Y, X+Y]$.
  - $-X = [-X, -X] = \{-y | y \in X\}$.
  - $\text{max}(X, Y) = [\text{max}(X, Y), \text{max}(X, Y)]$.

- **Arithmetic relations**
  - The equality constraint between two intervals $X$ and $Y$, denoted $X = Y$, is true if $X$ and $Y$ can be constrained to be equal by narrowing (reducing) $X$ and/or $Y$. For example, if $X = [2, 5]$ and $Y = [4, 8]$, then $X = Y$ is true, since both $X$ and $Y$ can be reduced to the same interval $[4, 5]$. If $X = [2, 5]$ and $Y = [6, 8]$, then $X = Y$ is false.

  The less than or equal constraint between an interval $X$ and an interval $Y$, denoted $X \leq Y$, is true if the interval $X$ can be constrained to an interval $Z$ where each element of $Z$ is less than or equal to an element of $Y$. For example, if $X = [2, 15]$ and $Y = [6, 8]$, then $X \leq Y$ is true since $X$ can be reduced to the interval $[2, 8]$ which is less than or equal to $Y$. If $X = [9, 15]$ and $Y = [6, 8]$, then $X \leq Y$ is false.

#### 3.2 Formulation of the single-FIFO allocation problem

The formulation of the single-FIFO allocation problem is based on the successive states of the FIFO during the execution of a control sequence (sequence of shift, insert and rotate operation). If we label the shift registers composing a circular FIFO from 0 to $M-1$, then a FIFO state can be defined by the set of variables inside the FIFO and their position. The distance from a variable $v_i$ to a variable $v_j$, denote by $\text{Dist}(v_i, v_j)$, is defined as follows:

$$\text{Dist}(v_i, v_j) = (\text{pos}(v_i) - \text{pos}(v_j)) \mod M$$

where $\text{pos}(v_i)$ is the $v_i$ position inside the FIFO.
Example:

\[
\begin{array}{|c|c|c|}
\hline
v_3 & v_2 & v_1 \\
\hline
0 & 1 & 2 \\
\hline
\end{array}
\]

Dist \(v_2, v_1\) = \((3 - 1) \mod 5 = 2\)
Dist \(v_2, v_3\) = \((0 - 1) \mod 5 = 4\)

Based on the distance definition, we have:
\[
Dist(v_i, v_j) \in [0, M - 1], \forall v_i, v_j , \text{where } M \text{ is the FIFO size}
\]
\[
Dist(v_i, v_j) = 0, \forall v_j
\]
\[
Dist(v_i, v_j) = M - Dist(v_i, v_j), \quad \forall v_i \neq v_j
\]
\[
Dist(v_i, v_j) = (Dist(v_i, v_k) + Dist(v_k, v_j)) \mod \text{modulo } M,
\quad \forall v_i \neq v_j \neq v_k
\]

Notice that, due to the last equality, the distance is still defined even between variables which are not into the FIFO at the same time (i.e., variables which are not alive at the same time). Thus, the distance values between pairs of variables are sufficient to capture all the successive states taken by FIFO during the execution of a control sequence. It can be proved that finding a valid control sequence for a set of variables is equivalent to finding feasible distance values among variables. To state the constraints which a distance between two variables should satisfy, we distinguish four cases depending on the precedence order between their write and read operations.

Case 1: two successive write operations
\[
Dist(v_i, v_j) \leq \text{Write-time } _j - \text{Write-time } _i
\]
because between the insertion-time of \(v_i\) and the insertion-time of \(v_j\) into the FIFO the maximum number of control operations (shift, insert, rotate) that can be done is equal to \((\text{Write-time } _j - \text{Write-time } _i - 1)\).

Case 2: two successive read operations
\[
Dist(v_i, v_j) \leq \text{Read-time } _j - \text{Read-time } _i
\]
This constraint guarantees that, after the reading-time of \(v_i\), there are still enough control-steps to propagate \(v_j\) until the FIFO tail.

Case 3: write operation followed by read operation
\[
Dist(v_i, v_j) \leq \text{Read-time } _j \leq \text{Write-time } _i + 1
\]
This constraint guarantees that, after the writing-time of \(v_i\), there are still enough control-steps to propagate \(v_j\) until the FIFO tail.

Case 4: read operation followed by write operation
\[
Dist(v_i, v_j) = M - 1 , \text{ if } \text{Write-time } _j = \text{Write-time } _i
\]
\[
Dist(v_i, v_j) \leq \text{Write-time } _j \text{ - Write-time } _i - 1 , \text{ otherwise}
\]

If Write-time \( _j = \text{Write-time } _i\), then the constraint states that when \(v_j\) is inserted in the FIFO header \(v_i\) should be in the tail; otherwise it states that between the reading-time of \(v_j\) and the writing-time of \(v_j\) in the FIFO the maximum number of shift and rotate operations that can be done is equal to \((\text{Write-time } _j - \text{Read-time } _i) - 1\).

Figure 2 shows the set of distance constraints for the example used in Figure 1.

Control-steps

0
1
2
3
4
5
6
7
8
9
10
11
12
- - - - Dist(v2,v1) \leq 2
- - - - Dist(v3,v2) \leq 1
- - - - Dist(v1,v3) \leq 2
- - - - Dist(v4,v1) = 0
- - - - Dist(v2,v4) \leq 2
- - - - Dist(v3,v2) \leq 1
- - - - Dist(v4,v3) \leq 2
- - - - Dist(v2,v4) \leq 1
- - - - Dist(v3,v2) \leq 1
- - - - Dist(v3,v2) = 1

Figure 2. Distance constraints for the example used in Figure 1

Now we give the complete formulation of the single-FIFO allocation problem using relational interval arithmetic:

Minimize the FIFO size \(M\) under:

(a) \(M \in [M_{\text{min}}, M_{\text{max}}]\) where \(M_{\text{min}}\) is the maximum number of variables alive at the same time, and \(M_{\text{max}} = \text{Min} (\text{Read-time}_i ) - \text{Write-time}_i + 1\)

(b) \(\text{Dist}(v_i, v_j) \in [1, M - 1], \forall v_i \neq v_j \) and \(v_i, v_j\) are alive at the same time

(c) \(\text{Dist}(v_i, v_j) \in [0, M - 1], \forall v_i \neq v_j \) and \(v_i, v_j\) are not alive at the same time

(d) \(\text{Dist}(v_i, v_j) = (M - \text{Dist}(v_i, v_j)), \forall v_i \neq v_j\)

(e) \(\text{Dist}(v_i, v_j) = (\text{Dist}(v_i, v_k) + \text{Dist}(v_k, v_j)) \mod \text{modulo } M, \forall v_i \neq v_j \neq v_k\)

(f) \(\text{Dist}(v_i, v_j) \leq c_f\)

Constraint (a) defines the possible values of the FIFO size. Constraint (b) states that variables which are alive at the same time cannot share the same registers into the FIFO: their distances should be greater than zero. Constraints (c), (d) and (e) are the distance’s properties. (f) is the set of distance constraints between variables that should be satisfied, as discussed previously in cases (1) to (4).

4. IMPLEMENTATION AND EXPERIMENTAL RESULTS

We present in Tables 1 and 2 experimental results obtained using the proposed circular FIFO allocation approach. Table 1 summarizes the results of four benchmarks frequently used by the high level synthesis community. All benchmarks are scheduled using one adder and one multiplier. The second column of Table 1 indicates the minimum number of registers necessary to hold
variables and constants. This number corresponds to the maximum number of variables and constants alive at the same time. The third column corresponds to the number of circular FIFOs obtained using our allocation approach. The total number of registers used in the final design is indicated in the fourth column. We observe that the number of registers used is always optimum, and that these registers are grouped in a small number of FIFOs, which reduces considerably the control signals. To evaluate the efficiency of our approach in general case, we have used random examples, which are more complex than usual high level synthesis benchmarks. The results are given in Table 2. For each example, we generate a set of variables with random lifetime intervals, then we perform the FIFO allocation algorithm. The results are quite interesting. First, the number of circular FIFO (third column) is very small comparatively to the minimum number of registers (second column), in average each FIFO contains five to six registers. Second, the total number of registers used (fourth column) exceeds the optimum by 3 registers at most. We have performed the Aloqeely’s allocation method [6] on the same random examples, the number of queues returned is on average equal to the number of registers, i.e., most queues contain only one register and hence there is no gain comparatively to the separated register organization. This result is not surprising, since Aloqeely’s approach assumes that most variables have the same lifetime durations, which is not the case for the randomly generated examples.

Table 1: Benchmark results

<table>
<thead>
<tr>
<th>Benchmarks</th>
<th>Min. # of reg.</th>
<th># of FIFOs</th>
<th># of reg. used</th>
<th>CPU (sec.)</th>
</tr>
</thead>
<tbody>
<tr>
<td>IIR filter</td>
<td>20</td>
<td>5</td>
<td>20</td>
<td>10</td>
</tr>
<tr>
<td>FIR filter</td>
<td>15</td>
<td>3</td>
<td>15</td>
<td>7</td>
</tr>
<tr>
<td>Polynomial divider</td>
<td>15</td>
<td>3</td>
<td>15</td>
<td>7</td>
</tr>
<tr>
<td>Three order filter</td>
<td>7</td>
<td>2</td>
<td>7</td>
<td>2</td>
</tr>
</tbody>
</table>

Table 2: Experimental results using random examples

<table>
<thead>
<tr>
<th># of variables</th>
<th>Min. # of reg.</th>
<th># of FIFOs</th>
<th># of reg. used</th>
<th>CPU time (sec.)</th>
</tr>
</thead>
<tbody>
<tr>
<td>30</td>
<td>16</td>
<td>3</td>
<td>18</td>
<td>44</td>
</tr>
<tr>
<td>30</td>
<td>18</td>
<td>4</td>
<td>18</td>
<td>32</td>
</tr>
<tr>
<td>30</td>
<td>17</td>
<td>3</td>
<td>17</td>
<td>494</td>
</tr>
<tr>
<td>50</td>
<td>26</td>
<td>4</td>
<td>21</td>
<td>63</td>
</tr>
<tr>
<td>50</td>
<td>23</td>
<td>5</td>
<td>27</td>
<td>85</td>
</tr>
<tr>
<td>50</td>
<td>28</td>
<td>4</td>
<td>30</td>
<td>66</td>
</tr>
<tr>
<td>50</td>
<td>22</td>
<td>4</td>
<td>25</td>
<td>76</td>
</tr>
</tbody>
</table>

5. CONCLUSIONS

We presented a new regular register organization, circular FIFO, as an alternative to separated register organization and to register file organization. Grouping registers into circular FIFOs reduces the control hardware without increasing the number of storage elements. In comparison with register file organization, FIFO organization eliminates the overhead of address generation, decoding hardware and the extra access delay. The efficiency of the approach was tested on benchmarks and on complex random examples. Using a complex practical problem like the FIFO allocation problem, we found that the constraint logic programming based on relational interval constraint is a very promising paradigm for solving other CAD problems.

REFERENCES