


Lecture 2: Review of Pipelines

Prof. David A. Patterson
Modifié par M. Aboulhamid

DAP Spr.'98 ©UCB 1


Pipelining: Its Natural!

- Laundry Example
- Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, and fold
- Washer takes 30 minutes
- Dryer takes 40 minutes
- “Folder” takes 20 minutes



DAP Spr.'98 ©UCB 2


Sequential Laundry



- Sequential laundry takes 6 hours for 4 loads
- If they learned pipelining, how long would laundry take?

DAP Spr.'98 ©UCB 3


Pipelined Laundry Start work ASAP



- Pipelined laundry takes 3.5 hours for 4 loads

DAP Spr.'98 ©UCB 4

Pipelining Lessons



- Pipelining doesn't help **latency** of single task, it helps **throughput** of entire workload
- Pipeline rate limited by **slowest** pipeline stage
- **Multiple** tasks operating simultaneously
- Potential speedup = **Number pipe stages**
- Unbalanced lengths of pipe stages reduces speedup
- Time to "**fill**" pipeline and time to "**drain**" it reduces speedup

DAP Spr.'98 ©UCB 5

Computer Pipelines

- Execute billions of instructions, so throughput is what matters
 - DLX desirable features: all instructions same length, registers located in same place in instruction format, memory operands only in loads or stores
- + N'est pas visible au programmeur

DAP Spr.'98 ©UCB 6

5 Steps of DLX Datapath





FIGURE 3.1 The implementation of the DLX datapath allows every instruction to be executed in four or five clock cycles. DAP Spr.'98 ©UCB 7

Steps 1 & 2

- **IF - instruction fetch step**
 - IR $\leftarrow$ Mem[PC]; fetch the next instruction from memory
 - NPC $\leftarrow$ PC + 4 : compute the new PC
- **done in parallel with opcode decode**
- **ID - instruction decode and register fetch step**
 - A $\leftarrow$ Regs[IR 6.. 10]
 - B $\leftarrow$ Regs[IR 11.. 16]
- **Possible since register specifiers are encoded in *fixed fields***
- **We may fetch register contents that we don't use but OK since**
- **the operands will be ready if the opcode is of the type that does use**
- **them**
- **Also calculate the sign extended immediate in case that's the**
- **value that the opcode needs**

DAP Spr.'98 ©UCB 8

Pipelined DLX Datapath



DAP Spr.'98 ©UCB 9

FIGURE 3.4 The datapath is pipelined by adding a set of registers, one between each pair of pipe stages.

Visualizing Pipelining

Figure 3.3, Page 133




FIGURE 3.3 The pipeline can be thought of as a series of datapaths shifted in time.

DAP Spr.'98 ©UCB 10


Its Not That Easy for Computers



- Limits to pipelining: **Hazards** prevent next instruction from executing during its designated clock cycle
 - **Structural hazards**: HW cannot support this combination of instructions (single person to fold and put clothes away)
 - **Data hazards**: Instruction depends on result of prior instruction still in the pipeline (missing sock)
 - **Control hazards**: Pipelining of branches & other instructions that change the PC
 - Common solution is to **stall** the pipeline until the hazard is resolved, inserting one or more “**bubbles**” in the pipeline


DAP Spr.'98 ©UCB 11

One Memory Port/Structural Hazards

Figure 3.6, Page 142







Speed Up Equation for Pipelining

$$CPI_{\text{pipelined}} = \text{Ideal CPI} + \text{Pipeline stall clock cycles per instr}$$

$$\text{Speedup} = \frac{\text{Ideal CPI} \times \text{Pipeline depth}}{\text{Ideal CPI} + \text{Pipeline stall CPI}} \times \frac{\text{Clock Cycle}_{\text{unpipelined}}}{\text{Clock Cycle}_{\text{pipelined}}}$$

$$\text{Speedup} = \frac{\text{Pipeline depth}}{1 + \text{Pipeline stall CPI}} \times \frac{\text{Clock Cycle}_{\text{unpipelined}}}{\text{Clock Cycle}_{\text{pipelined}}}$$

DAP Spr.'98 ©UCB 16


Example: Dual-port vs. Single-port



- Machine A: Dual ported memory
 - Machine B: Single ported memory, but its pipelined implementation has a 1.05 times faster clock rate
 - Ideal CPI = 1 for both
 - Loads are 40% of instructions executed
- $$\text{SpeedUp}_A = \text{Pipeline Depth} / (1 + 0) \times (\text{clock}_{\text{unpipe}} / \text{clock}_{\text{pipe}}) = \text{Pipeline Depth}$$
- $$\begin{aligned} \text{SpeedUp}_B &= \text{Pipeline Depth} / (1 + 0.4 \times 1) \\ &\quad \times (\text{clock}_{\text{unpipe}} / (\text{clock}_{\text{unpipe}} / 1.05)) \\ &= (\text{Pipeline Depth} / 1.4) \times 1.05 \\ &= 0.75 \times \text{Pipeline Depth} \end{aligned}$$
- $$\text{SpeedUp}_A / \text{SpeedUp}_B = \text{Pipeline Depth} / (0.75 \times \text{Pipeline Depth}) = 1.33$$
- Machine A is 1.33 times faster

DAP Spr.'98 ©UCB 17

Data Hazard on R1

Figure 3.9, page 147





Three Generic Data Hazards

Instr_i followed by Instr_j

- **Read After Write (RAW)**

Instr_j tries to read operand before Instr_i writes it

DAP Spr.'98 ©UCB 21




FIGURE 3.11 Stores require an operand during MEM, and forwarding of that operand is shown here.

DAP Spr.'98 ©UCB 22

Three Generic Data Hazards

Instr_i followed by Instr_j

- **Write After Read (WAR)**
Instr_j tries to write operand before Instr_i reads it
 - Gets wrong operand
- Can't happen in DLX 5 stage pipeline because:
 - All instructions take 5 stages, and
 - Reads are always in stage 2, and
 - Writes are always in stage 5

DAP Spr.'98 ©UCB 23

Three Generic Data Hazards



Instr_i followed by Instr_j

- **Write After Write (WAW)**
Instr_j tries to write operand before Instr_i writes it
 - Leaves wrong result (Instr_i not Instr_j)
- Can't happen in DLX 5 stage pipeline because:
 - All instructions take 5 stages, and
 - Writes are always in stage 5
- Will see WAR and WAW in later more complicated pipes

DAP Spr.'98 ©UCB 24

Data Hazard Even with Forwarding

Figure 3.12, Page 153



Data Hazard Even with Forwarding

Figure 3.13, Page 154





FIGURE 3.13 The load interlock causes a stall to be inserted at clock cycle 4, delaying the SUB instruction and those that follow by one cycle.

DAP Spr. '98 ©UCB 28

$$A = B + C$$

lw rb,b	IF	ID	EX	MEM	WB				
lw rc, c		IF	ID	EX	MEM	WB			
add ra,rb,rc			IF	ID	Cale	EX	MEM	WB	
sw a, ra				IF	Cale	ID	EX	MEM	WB

DAP Spr.'98 ©UCB 29

Software Scheduling to Avoid Load Hazards

Try producing fast code for

$a = b + c;$

$d = e - f;$

assuming a, b, c, d, e, and f in memory.

Slow code:

```
LW    Rb,b
LW    Rc,c
ADD   Ra,Rb,Rc
SW    a,Ra
LW    Re,e
LW    Rf,f
SUB   Rd,Re,Rf
SW    d,Rd
```

Fast code:

```
LW    Rb,b
LW    Rc,c
LW    Re,e
ADD   Ra,Rb,Rc
LW    Rf,f
SW    a,Ra
SUB   Rd,Re,Rf
SW    d,Rd
```

DAP Spr.'98 ©UCB 30


A = B + C; D = E + F

lw rb, b	IF	ID	EX	MEM	WB				
lw rc, c		IF	ID	EX	MEM	WB			
Lw re, e			IF	ID	EX	MEM	WB		
add ra, rb, rc				IF	ID	EX	MEM	WB	
Lw rf, f					IF	ID	EX	MEM	WB
Sw a, ra						IF	ID	EX	MEM


DAP Spr.'98 ©UCB 31

HW Change for Forwarding


Figure 3.20, Page 161



DAP Spr.'98 ©UCB 32



Control Hazard on Branches Three Stage Stall




Branch Stall Impact

- If CPI = 1, 30% branch, Stall 3 cycles => new CPI = 1.9!
- Two part solution:
 - Determine branch taken or not sooner, AND
 - Compute taken branch address earlier
- DLX branch tests if register = 0 or not 0
- DLX Solution:
 - Move Zero test to ID/RF stage
 - Adder to calculate new PC in ID/RF stage
 - 1 clock cycle penalty for branch versus 3



DAP Spr.'98 ©UCB 35

Pipelined DLX Datapath

Figure 3.22, page 163



DAP Spr.'98 ©UCB 36






FIGURE 3.24 The frequency of instructions (branches, jumps, calls, and returns) that may change the PC.




FIGURE 3.25 Together the forward and backward taken branches account for an average of 67% of all conditional branches.

Four Branch Hazard Alternatives

#1: Stall until branch direction is clear

#2: Predict Branch Not Taken

- Execute successor instructions in sequence
- “Squash” instructions in pipeline if branch actually taken
- Advantage of late pipeline state update
- 47% DLX branches not taken on average
- PC+4 already calculated, so use it to get next instruction

#3: Predict Branch Taken


- 53% DLX branches taken on average
- But haven't calculated branch target address in DLX
 - » DLX still incurs 1 cycle branch penalty
 - » Other machines: branch target known before outcome

DAP Spr.'98 ©UCB 41

Four Branch Hazard Alternatives

#4: Delayed Branch

- Define branch to take place **AFTER** a following instruction



- 1 slot delay allows proper decision and branch target address in 5 stage pipeline
- DLX uses this

DAP Spr.'98 ©UCB 42

Delayed Branch

- **Where to get instructions to fill branch delay slot?**
 - Before branch instruction
 - From the target address: only valuable when branch taken
 - From fall through: only valuable when branch not taken
 - Cancelling branches allow more slots to be filled
- **Compiler effectiveness for single branch delay slot:**
 - Fills about 60% of branch delay slots
 - About 80% of instructions executed in branch delay slots useful in computation
 - About 50% (60% x 80%) of slots usefully filled
- **Delayed Branch downside: 7-8 stage pipelines, multiple instructions issued per clock (superscalar)**

DAP Spr.'98 ©UCB 43

Evaluating Branch Alternatives

$$\text{Pipeline speedup} = \frac{\text{Pipeline depth}}{1 + \text{Branch frequency} \times \text{Branch penalty}}$$

<i>Scheduling scheme</i>	<i>Branch penalty</i>	<i>CPI</i>	<i>speedup v. unpipelined</i>	<i>speedup v. stall</i>
Stall pipeline	3	1.42	3.5	1.0
Predict taken	1	1.14	4.4	1.26
Predict not taken	1	1.09	4.5	1.29
Delayed branch	0.5	1.07	4.6	1.31

Conditional & Unconditional = 14%, 65% change PC

DAP Spr.'98 ©UCB 44

Pipelining Introduction Summary

- Just overlap tasks, and easy if tasks are independent
- Speed Up → Pipeline Depth; if ideal CPI is 1, then:

$$\text{Speedup} = \frac{\text{Pipeline Depth}}{1 + \text{Pipeline stall CPI}} \times \frac{\text{Clock Cycle Unpipelined}}{\text{Clock Cycle Pipelined}}$$

- Hazards limit performance on computers:
 - Structural: need more HW resources
 - Data (RAW,WAR,WAW): need forwarding, compiler scheduling
 - Control: delayed branch, prediction

DAP Spr.'98 ©UCB 45