LASSO: Laboratoire d'Analyse et de Synthèse des Systèmes Ordinés

Home Members Location Documentations Projects Old projects Equipements Partners Collaboration Forum Cadence



Laboratory Old projects
  • Model reductions in MDG based property checking Algorithms

  • Translate VHDL to MDG

  • MDG package

  • Test Generation for Block Based Systems

  • Assume guarantee paradigm for IP based designs

  • Hw/Sw co-Verification

  • Gate-Level Timing Verifier Based on Waveform Narrowing