Clocked S R Flip-Flop  
 

This circuit is a clocked set-reset flip-flop. The output only changes when the clock input is high.