

Microprogramming: Basic Idea

- Recall control sequence for 1-bus SRC


<u>Step</u>	<u>Concrete RTN</u>	<u>Control Sequence</u>
T0	$MA \leftarrow PC; C \leftarrow PC + 4;$	$PC_{out}, MA_{in}, INC4, C_{in}, Read$
T1	$MD \leftarrow M[MA]; PC \leftarrow C;$	$C_{out}, PC_{in}, Wait$
T2	$IR \leftarrow MD;$	MD_{out}, IR_{in}
T3	$A \leftarrow R[rb];$	Grb, R_{out}, A_{in}
T4	$C \leftarrow A + R[rc];$	$Grc, R_{out}, ADD, C_{in}$
T5	$R[ra] \leftarrow C;$	$C_{out}, Gra, R_{in}, End$

- Control unit job is to generate the sequence of control signals
- How about building a computer to do this?

The Microcode Engine

- A computer to generate control signals is much simpler than an ordinary computer
- At the simplest, it just reads the control signals in order from a read-only memory
- The memory is called the control store
- A control store word, or microinstruction, contains a bit pattern telling which control signals are true in a specific step
- The major issue is determining the order in which microinstructions are read

Fig 5.16 Block Diagram of Microcoded Control Unit




- **Microinstruction has branch control, branch address, and control signal fields**
- **Microprogram counter can be set from several sources to do the required sequencing**

Parts of the Microprogrammed Control Unit

- Since the control signals are just read from memory, the main function is sequencing
- This is reflected in the several ways the μPC can be loaded
 - Output of incrementer— $\mu\text{PC} + 1$
 - PLA output—start address for a macroinstruction
 - Branch address from $\mu\text{instruction}$
 - External source—say for exception or reset
- Micro conditional branches can depend on condition codes, data path state, external signals, etc.


Contents of a Microinstruction

Microinstruction format



- Main component is list of 1/0 control signal values
- There is a branch address in the control store
- There are branch control bits to determine when to use the branch address and when to use $\mu PC + 1$

Fig 5.17 The Control Store



- **Common instruction fetch sequence**
- **Separate sequences for each (macro) instruction**
- **Wide words**

Tbl 5.2 Control Signals for the add Instruction

Address	Branch Control	PC _{out}	C _{out}	MD _{out}	R _{out}	MA _{in}	C _{in}	PC _{in}	IR _{in}	A _{in}	R _{in}	Inc4	Read	Wait	ADD	Gra	Grb	Grc	End
101	•••	1	0	0	0	1	1	0	0	0	0	1	1	0	0	0	0	0	0
102	•••	0	1	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0
103	•••	0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
200	•••	0	0	0	1	0	0	0	0	1	0	0	0	0	0	0	1	0	0
201	•••	0	0	0	1	0	1	0	0	0	0	0	0	0	1	0	0	1	0
202	•••	0	1	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	1

- Addresses 101–103 are the instruction fetch
- Addresses 200–202 do the add
- Change of μ control from 103 to 200 uses a kind of μ branch


Uses for μ branching in the Microprogrammed Control Unit

- (1) Branch to start of μ code for a specific inst.
 - (2) Conditional control signals, e.g. $CON \rightarrow PC_{in}$
 - (3) Looping on conditions, e.g. $n \neq 0 \rightarrow \dots Goto6$
- Conditions will control μ branches instead of being ANDed with control signals
 - Microbranches are frequent and control store addresses are short, so it is reasonable to have a μ branch address field in every μ instruction

Illustration of μ branching Control Logic

- We illustrate a μ branching control scheme by a machine having condition code bits N and Z
- Branch control has 2 parts:
 - (1) selecting the input applied to the μ PC and
 - (2) specifying whether this input or μ PC + 1 is used
- We allow 4 possible inputs to μ PC
 - The incremented value μ PC + 1
 - The PLA lookup table for the start of a macroinstruction
 - An externally supplied address
 - The branch address field in the μ instruction word

Fig 5.18 Branching Controls in the Microcoded Control Unit



- **5 branch conditions**
 - NotN
 - N
 - NotZ
 - Z
 - Unconditional
- **To 1 of 4 places**
 - Next μinstruction
 - PLA
 - External address
 - Branch address

Some Possible μ branches Using the Illustrated Logic (Refer to Tbl 5.3)


Mux Ctl	BrUn	BrNotZ	BrZ	BrNotN	BrN	Control Signals	Branch Address	Branching action
00	0	0	0	0	0	•••	XXX	None—next instruction
01	1	0	0	0	0	•••	XXX	Branch to output of PLA
10	0	0	1	0	0	•••	XXX	Br if Z to Extern. Addr.
11	0	0	0	0	1	•••	300	Br if N to 300 (else next)
11	0	0	0	1	0	0•••0	206	Br if \bar{N} to 206 (else next)
11	1	0	0	0	0	•••	204	Br to 204

- If the control signals are all zero, the μ instruction only does a test
- Otherwise test is combined with data path activity

Horizontal versus Vertical Microcode Schemes


- In horizontal microcode, each control signal is represented by a bit in the μ instruction
- In vertical microcode, a set of true control signals is represented by a shorter code
- The name horizontal implies fewer control store words of more bits per word
- Vertical μ code only allows RTs in a step for which there is a vertical μ instruction code
- Thus vertical μ code may take more control store words of fewer bits

Fig 5.19 A Somewhat Vertical Encoding



- **Scheme would save $(16 + 7) - (4 + 3) = 16$ bits/word in the case illustrated**

Fig 5.20 Completely Horizontal and Vertical Microcoding



Saving Control Store Bits with Horizontal Microcode

- **Some control signals cannot possibly be true at the same time**
 - One and only one ALU function can be selected
 - Only one register out gate can be true with a single bus
 - Memory read and write cannot be true at the same step
- **A set of m such signals can be encoded using $\log_2 m$ bits ($\log_2(m + 1)$ to allow for no signal true)**
- **The raw control signals can then be generated by a k to 2^k decoder, where $2^k \geq m$ (or $2^k \geq m + 1$)**
- **This is a compromise between horizontal and vertical encoding**

A Microprogrammed Control Unit for the 1-Bus SRC

- Using the 1-bus SRC data path design gives a specific set of control signals
- There are no condition codes, but data path signals CON and $n = 0$ will need to be tested
- We will use μ branches BrCON, Brn = 0, and Brn $\neq 0$
- We adopt the clocking logic of Fig. 4.14
- Logic for exception and reset signals is added to the microcode sequencer logic
- Exception and reset are assumed to have been synchronized to the clock

Tbl 5.4 The add Instruction


Addr.	Mux Ctl	BrUn	BrCON	Brn≠0	Brn=0	End	PCout	MA _{in}	Other Control Signals	Br Addr.	Actions
100	00	0	0	0	0	0	1	1	...	XXX	MA ← PC; C ← PC+4;
101	00	0	0	0	0	0	0	0	...	XXX	MD ← M[MA]; PC ← C;
102	01	1	0	0	0	0	0	0	...	XXX	IR ← MD; μPC ← PLA;
200	00	0	0	0	0	0	0	0	...	XXX	A ← R[rb];
201	00	0	0	0	0	0	0	0	...	XXX	C ← A + R[rc];
202	11	1	0	0	0	1	0	0	...	100	R[ra] ← C; μPC ← 100;

- **Microbranching to the output of the PLA is shown at 102**
- **Microbranch to 100 at 202 starts next fetch**


Getting the PLA Output in Time for the Microbranch

- For the input to the PLA to be correct for the μ branch in 102, it has to come from MD, not IR
- An alternative is to use see-through latches for IR so the opcode can pass through IR to PLA before the end of the clock cycle

See-Through Latch Hardware for IR So μ PC Can Load Immediately




- Data must have time to get from MD across Bus, through IR, through the PLA, and satisfy μ PC set up time before trailing edge of S



PLA output strobed into μ PC

Fig 5.21 SRC Microcode Sequencer



Tbl 5.6 Somewhat Vertical Encoding of the SRC Microinstruction

F1	F2	F3	F4	F5	F6	F7	F8	F9
Mux Ct I	Branch control	End	Out signals	In signals	Misc.	Gate regs.	ALU	Branch address
00 01 10 11	000 BrUn 001 Br-CON 010 BrCON 011 Br n=0 100 Br n≠0 101 None	0 Cont. 1 End	000 PC _{out} 001 C _{out} 010 MD _{out} 011 R _{out} 100 BA _{out} 101 c1 _{out} 110 c2 _{out} 111 None	000 MA _{in} 001 PC _{in} 010 IR _{in} 011 A _{in} 100 R _{in} 101 MD _{in} 110 None	000 Read 001 Wait 010 Ld 011 Decr 100 CON _{in} 101 C _{in} 110 Stop 111 None	00 Gra 01 Grb 10 Grc 11 None	0000 ADD 0001 C=B 0010 SHR 0011 Inc4 • • • 1111 NOT	10 bits
2 bits	3 bits	1 bit	3 bits	3 bits	3 bits	2 bits	4 bits	10 bits

Other Microprogramming Issues

- **Multiway branches: often an instruction can have 4–8 cases, say address modes**
 - **Could take 2–3 successive μ branches, i.e. clock pulses**
 - **The bits selecting the case can be ORed into the branch address of the μ instruction to get a several way branch**
 - **Say if 2 bits were ORed into the 3rd and 4th bits from the low end, 4 possible addresses ending in 0000, 0100, 1000, and 1100 would be generated as branch targets**
 - **Advantage is a multiway branch in one clock**
- **A hardware push-down stack for the μ PC can turn repeated μ sequences into μ subroutines**
- **Vertical μ code can be implemented using a horizontal μ engine, sometimes called nanocode**